 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 1. general description the lpc81xm are an arm cortex-m0+ based, low-cost 32-bit mcu family operating at cpu frequencies of up to 30 mhz. the lpc81xm support up to 16 kb of flash memory and 4 kb of sram. the peripheral co mplement of the lpc81xm in cludes a crc engine, one i 2 c-bus interface, up to three usarts, up to two spi interfaces, one multi-rate timer, self wake-up timer, and state-configurable timer, one co mparator, function-configurable i/o ports through a switch matrix, an input pattern match engine, and up to 18 general-purpose i/o pins. 2. features and benefits ? system: ? arm cortex-m0+ processor, running at frequencies of up to 30 mhz with single-cycle multiplier and fast single-cycle i/o port. ? arm cortex-m0+ built-in nested vectored interrupt controller (nvic). ? system tick timer. ? serial wire debug (swd) and jtag boundary scan modes supported. ? micro trace buffer (mtb) supported. ? memory: ? up to 16 kb on-chip flash programming memo ry with 64 byte page write and erase. ? up to 4 kb sram. ? rom api support: ? boot loader. ? usart drivers. ? i2c drivers. ? power profiles. ? flash in-application programming (iap) and in-system programming (isp). ? digital peripherals: ? high-speed gpio interface connected to th e arm cortex-m0+ io bus with up to 18 general-purpose i/o (gpio) pins with conf igurable pull-up/pu ll-down resistors, programmable open-drain mode, input inverter, and glitch filter. ? high-current source output driver (20 ma) on four pins. ? high-current sink driver (20 ma) on two true open-drain pins. ? gpio interrupt generation cap ability with boolean pattern-m atching feature on eight gpio inputs. ? switch matrix for flexible config uration of each i/o pin function. lpc81xm 32-bit arm ? cortex ? -m0+ microcontroller; up to 16 kb flash and 4 kb sram rev. 4.6 ? 4 april 2018 product data sheet
lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 2 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller ? state configurable timer/pwm (sctimer/pwm) with input and output functions (including capture and match) assigned to pins through the switch matrix. ? multiple-channel multi-rate timer (mrt) for repetitive interrupt generation at up to four programmable, fixed rates. ? self wake-up timer (wkt) clocked from either the irc or a low-power, low-frequency internal oscillator. ? crc engine. ? windowed watchdog timer (wwdt). ? analog peripherals: ? comparator with internal and external voltage references with pin functions assigned or enabled through the switch matrix. ? serial interfaces: ? three usart interfaces with pin functions assigned through the switch matrix. ? two spi controllers with pin functions assigned through the switch matrix. ? one i 2 c-bus interface with pin functions assigned through the switch matrix. ? clock generation: ? 12 mhz internal rc oscillator trimmed to 1. 5 % accuracy that can optionally be used as a system clock. ? crystal oscillator with an operat ing range of 1 mhz to 25 mhz. ? programmable watchdog osc illator with a frequency range of 9.4 khz to 2.3 mhz. ? 10 khz low-power oscillator for the wkt. ? pll allows cpu operation up to the maximum cpu rate without the need for a high-frequency crystal. may be run from the system oscilla tor, the external clock input clkin, or the internal rc oscillator. ? clock output function with divi der that can reflec t the crystal oscillator, the main clock, the irc, or the watchdog oscillator. ? power control: ? integrated pmu (power management unit) to minimize power consumption. ? reduced power modes: sleep mode, deep-sleep mode, power-down mode, and deep power-down mode. ? wake-up from deep-sleep and power-down modes on activity on usart, spi, and i2c peripherals. ? timer-controlled self wake-up from deep power-down mode. ? power-on reset (por). ? brownout detect. ? unique device serial number for identification. ? single power supply. ? operating temperature range ? 40 c to 105 c except for the dip8 package, which is available for a temperature range of ? 40 c to 85 c. ? available as dip8, tssop16, so 20, tssop20, a nd xson16 package. 3. applications ? 8/16-bit applications ? lighting ? consumer ? motor control ? climate control ? fire and security applications lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 3 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 4. ordering information 4.1 ordering options table 1. ordering information type number package name description version LPC810M021FN8 dip8 plastic dual in-line package; 8 leads (300 mil) sot097-2 lpc811m001jdh16 tssop16 plastic thin shrink small ou tline package; 16 leads; bo dy width 4.4 mm sot403-1 lpc812m101jdh16 tssop16 plastic thin shrink small ou tline package; 16 leads; bo dy width 4.4 mm sot403-1 lpc812m101jd20 so20 plastic small outline package; 20 leads; body width 7.5 mm sot163-1 lpc812m101jdh20 tssop20 plastic thin shrink small ou tline package; 20 leads; bo dy width 4.4 mm sot360-1 lpc812m101jtb16 xson16 plastic extremely thin sm all outline package; no leads; 16 terminals; body 2.5 ? 3.2 ? 0.5 mm sot1341-1 table 2. ordering options type number flash/kb sram/kb usart i 2 c-bus spi comparator gpio package LPC810M021FN8 4 1 2 1 1 1 6 dip8 lpc811m001jdh16 8 2 2 1 1 1 14 tssop16 lpc812m101jdh16 16 4 3 1 2 1 14 tssop16 lpc812m101jd20 16 4 2 1 1 1 18 so20 lpc812m101jdh20 16 4 3 1 2 1 18 tssop20 lpc812m101jtb16 16 4 3 1 2 1 14 xson16 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 4 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 5. marking the lpc81xm devices typically have the following top-side marking: lpc81x xxxxx xxxxxxxx xxywwxr[x] the last two letters in the last line (field ?x r?) identify the boot code version and device revision. field ?y? states the year the device was manufactured. field ?ww? states the week the device was manufactured during that year. remark: on the tssop16 package, the last line includes only the date code xxyww. table 3. device revision table revision identifier (xr) revision description ?1a? initial device revision with boot code version 13.1 ?2a? device revision with boot code version 13.2 ?4c? device revision with boot code version 13.4 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 5 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 6. block diagram fig 1. lpc81xm block diagram 6 5 $ 0 n % $ 5 0 & 2 5 7 ( ; 0 7 ( 6 7 ' ( % 8 * , 1 7 ( 5 ) $ & ( ) / $ 6 + n % + , * + 6 3 ( ( ' * 3 , 2 $ + % 7 2 $ 3 % % 5 , ' * ( & / 2 & . * ( 1 ( 5 $ 7 , 2 1 3 2 : ( 5 & 2 1 7 5 2 / 6 < 6 7 ( 0 ) 8 1 & 7 , 2 1 6 5 ( 6 ( 7 & / . , 1 f o r f n v d q g f r q w u r o v / 3 & [ 0 d d d v o d y h v o d y h v o d y h 5 2 0 v o d y h & 5 & v o d y h 3 , 1 , 1 7 ( 5 5 8 3 7 6 3 $ 7 7 ( 5 1 0 $ 7 & + $ + % / , 7 ( % 8 6 , 5 & : ' 2 v f % 2 ' 3 2 5 6 3 , 8 6 $ 5 7 6 ' $ 6 & / & 7 , 1 b > @ & 7 2 8 7 b > @ [ 3 , 2 [ : : ' 7 , 2 & 2 1 3 0 8 6 ( / ) : $ . ( 8 3 7 , 0 ( 5 0 8 / 7 , 5 $ 7 ( 7 , 0 ( 5 6 3 , , & % 8 6 6 & 7 , 0 ( 5 3 : 0 6 : , 7 & + 0 $ 7 5 , ; & 2 0 3 $ 5 $ 7 2 5 ; 7 $ / , 1 ; 7 $ / 2 8 7 $ & 0 3 b 2 6 < 6 & 2 1 5 ; ' & 7 6 7 ; ' 5 7 6 $ & 0 3 b , 9 ' ' & 0 3 6 & . 6 6 ( / 0 , 6 2 0 2 6 , 6 & . 6 6 ( / 0 , 6 2 0 2 6 , $ / : $ < 6 2 1 3 2 : ( 5 ' 2 0 $ , 1 ; 7 $ / 6 & / . 8 6 $ 5 7 5 ; ' & 7 6 7 ; ' 5 7 6 6 & / . 8 6 $ 5 7 5 ; ' & 7 6 7 ; ' 5 7 6 6 & / . & / . 2 8 7 6 : & / . 6 : ' lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 6 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 7. pinning information 7.1 pinning fig 2. pin configuration dip8 package (lpc810m021jn8) 5 ( 6 ( 7 3 , 2 b 3 , 2 b $ & 0 3 b , 7 ' 2 3 , 2 b : $ . ( 8 3 7 5 6 7 9 6 6 6 : & / . 3 , 2 b 7 & . 9 ' ' 6 : ' , 2 3 , 2 b 7 0 6 3 , 2 b $ & 0 3 b , & / . , 1 7 ' , d d d ' , 3 fig 3. pin configuration tssop16 package (lpc811m001jdh16 and lpc812m101jdh16) 7 6 6 2 3 3 , 2 b 3 , 2 b $ & 0 3 b , 7 ' 2 3 , 2 b 3 , 2 b 9 ' ' & 0 3 5 ( 6 ( 7 3 , 2 b 3 , 2 b 3 , 2 b : $ . ( 8 3 7 5 6 7 9 6 6 6 : & / . 3 , 2 b 7 & . 9 ' ' 6 : ' , 2 3 , 2 b 7 0 6 3 , 2 b ; 7 $ / , 1 3 , 2 b 3 , 2 b ; 7 $ / 2 8 7 3 , 2 b 3 , 2 b $ & 0 3 b , & / . , 1 7 ' , d d d fig 4. pin configuration so20 package (lpc812m101jd20) 6 2 3 , 2 b 3 , 2 b 3 , 2 b 3 , 2 b $ & 0 3 b , 7 ' 2 3 , 2 b 3 , 2 b 9 ' ' & 0 3 5 ( 6 ( 7 3 , 2 b 3 , 2 b 3 , 2 b : $ . ( 8 3 7 5 6 7 9 6 6 6 : & / . 3 , 2 b 7 & . 9 ' ' 6 : ' , 2 3 , 2 b 7 0 6 3 , 2 b ; 7 $ / , 1 3 , 2 b 3 , 2 b ; 7 $ / 2 8 7 3 , 2 b 3 , 2 b $ & 0 3 b , & / . , 1 7 ' , 3 , 2 b 3 , 2 b d d d lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 7 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller fig 5. pin configuration tssop20 package (lpc812m101jdh20) 7 6 6 2 3 3 , 2 b 3 , 2 b 3 , 2 b 3 , 2 b $ & 0 3 b , 7 ' 2 3 , 2 b 3 , 2 b 9 ' ' & 0 3 5 ( 6 ( 7 3 , 2 b 3 , 2 b 3 , 2 b : $ . ( 8 3 7 5 6 7 9 6 6 6 : & / . 3 , 2 b 7 & . 9 ' ' 6 : ' , 2 3 , 2 b 7 0 6 3 , 2 b ; 7 $ / , 1 3 , 2 b 3 , 2 b ; 7 $ / 2 8 7 3 , 2 b 3 , 2 b $ & 0 3 b , & / . , 1 7 ' , 3 , 2 b 3 , 2 b d d d fig 6. pin configuration xson16 package (lpc812m101jtb16) terminal 1 index area xson16 16 aaa-009570 transparent top view 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 pio0_13 pio0_12 reset/pio0_5 pio0_4/wakeup/trst swclk/pio0_3/tck swdio/pio0_2/tms pio0_11 pio0_10 pio0_0/acmp_i1/tdo pio0_6/vddcmp pio0_7 v ss v dd pio0_8/xtalin pio0_9/xtalout pio0_1/acmp_i2/clkin/tdi lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 8 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 7.2 pin description the pin description consists of two parts show ing pin functions that are fixed to a certain package pin (see ta b l e 4 ) and showing pin functions that can be assigned to any pin on the package through the switch matrix (see ta b l e 5 ). the pin description table in ta b l e 4 shows the pin functions that are fixed to specific pins on each package. these fixed-pin functions are selectable between gpio and the comparator inputs, swd, reset , and the xtal pins. by default, the gpio function is selected except on pins pio0_2, pio0_3, an d pio0_5. jtag functions are available in boundary scan mode only. ta b l e 5 shows the the i2c, usart, spi, and sct pin functions, which can be assigned through the switch matrix to any pin that is not power or ground in place of the pin?s fixed functions. the following exceptions apply: for full i2c-bus compatibility, as sign the i2c function s to the open-drain pins pio0_11 and pio0_10. do not assign more than one output to any pin. however, more than one input can be assigned to a pin. once any function is assign ed to a pin, the pin?s gpio functionality is disabled. pin pio0_4 triggers a wake-up from deep pow er-down mode. if you need to wake up from deep power-down mode via an external pin, do not assign any movable function to this pin. the jtag functions tdo, tdi, tck, tms, and trst are selected on pins pio0_0 to pio0_4 by hardware when the part is in boundary scan mode. table 4. pin description table (fixed pins) symbol so20/ tssop20 tssop16 xson16 dip8 type reset state [1] description pio0_0/acmp_i1/ tdo 19 16 16 8 [5] i/o i; pu pio0_0 ? general purpose digital in put/output port 0 pin 0. in isp mode, this is the usart0 receive pin u0_rxd. in boundary scan mode: tdo (test data out). ai - acmp_i1 ? analog comparator input 1. pio0_1/acmp_i2/ clkin/tdi 12 9 9 5 [5] i/o i; pu pio0_1 ? general purpose digital input/output pin. in boundary scan mode: tdi (test data in). isp entry pin on chip versions 1a and 2a and on the dip8 package (see ta b l e 6 ). for these chip versions and packages, a low level on this pin during reset starts the isp command handler. see pio0_12 for all other packages. ai - acmp_i2 ? analog comparator input 2. i- clkin ? external clock input. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 9 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller swdio/pio0_2/tms 7 6 6 4 [2] i/o i; pu swdio ? serial wire debug i/o. swdio is enabled by default on this pin. in boundary scan mode: tms (test mode select). i/o - pio0_2 ? general purpose digital input/output pin. swclk/pio0_3/ tck 6553 [2] i/o i; pu swclk ? serial wire clock. swclk is enabled by default on this pin. in boundary scan mode: tck (test clock). i/o - pio0_3 ? general purpose digital input/output pin. pio0_4/wakeup/ trst 5442 [6] i/o i; pu pio0_4 ? general purpose digital input/output pin. in isp mode, this is the usart0 transmit pin u0_txd. in boundary scan mode: trst (test reset). this pin triggers a wake-up from deep power-down mode. if you need to wake up from deep power-down mode via an external pin, do not assign any movable function to this pin. this pin should be pulled high externally before entering deep power-down mode. a low-going pulse as short as 50 ns causes the chip to exit deep power-down mode and wakes up the part. reset /pio0_5 4 3 3 1 [4] i/o i; pu reset ? external reset input: a low-going pulse as short as 50 ns on this pin resets the device, causing i/o ports and peripherals to take on their default states, and processor execution to begin at address 0. in deep power-down mode, this pin must be pulled high externally. the reset pin can be left unconnected or be used as a gpio or for any movable function if an external reset function is not needed and the deep power-down mode is not used. i- pio0_5 ? general purpose digital input/output pin. pio0_6/vddcmp 18 15 15 - [9] i/o i; pu pio0_6 ? general purpose digital input/output pin. ai - vddcmp ? alternate reference voltage for the analog comparator. pio0_7 17 14 14 - [2] i/o i; pu pio0_7 ? general purpose digital input/output pin. pio0_8/xtalin 14 11 11 - [8] i/o i; pu pio0_8 ? general purpose digital input/output pin. i- xtalin ? input to the oscillator circuit and internal clock generator circuits. input voltage must not exceed 1.95 v. pio0_9/xtalout 13 10 10 - [8] i/o i; pu pio0_9 ? general purpose digital input/output pin. o- xtalout ? output from the oscillator circuit. pio0_10 9 8 8 - [3] iia pio0_10 ? general purpose digital input/output pin. assign i2c functions to this pin when true open-drain pins are needed for a signal compliant with the full i2c specification. pio0_11 8 7 7 - [3] iia pio0_11 ? general purpose digital input/output pin. assign i2c functions to this pin when true open-drain pins are needed for a signal compliant with the full i2c specification. table 4. pin description table (fixed pins) symbol so20/ tssop20 tssop16 xson16 dip8 type reset state [1] description lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 10 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller [1] pin state at reset for default function: i = input; ai = anal og input; o = output; pu = internal pull-up enabled (pins pulle d up to full v dd level); ia = inactive, no pull-up/down enabled. [2] 5 v tolerant pad providing digital i/o functions with conf igurable pull-up/pull-down resistor s and configurable hysteresis; includes high-current output driver. [3] true open-drain pin. i 2 c-bus pins compliant with the i 2 c-bus specification for i 2 c standard mode, i 2 c fast-mode, and i 2 c fast-mode plus. do not use this pad for high-speed appl ications such as spi or usart. the pi n requires an external pull-up to provide out put functionality. when power is switched off, this pin is floating and does not disturb the i2c lines. open-drain configuration ap plies to all functions on this pin. remark: if this pin is not available on the package, prevent it from internally floating as follows: set bits 10 and 11 in the gpio dir 0 register to 1 to enable the output driver and write 1 to bits 10 and 11 in the gpio clr0 register to drive the outputs low inte rnally. [4] see figure 11 for the reset pad configuration. reset functionality is not available in deep power-down mode. use the wakeup pin to reset the chip and wake up from deep power-down mode. an extern al pull-up resistor is required on this pin for the deep power-d own mode. [5] 5 v tolerant pin providing standard digita l i/o functions with configurable modes, configurable hysteresis, and analog input . when configured as an analog input, the digital section of t he pin is disabled, and the pin is not 5 v tolerant. [6] 5 v tolerant pad providing digital i/o functions with conf igurable pull-up/pull-down resistor s and configurable hysteresis. in deep power-down mode, pulling this pin low wakes up the chip. the wake -up pin function can be disabled and the pin can be used for o ther purposes, if the wkt low power osci llator is enabled for waking up the part from deep power-down mode. [7] 5 v tolerant pad providing digital i/o functions with conf igurable pull-up/pull-down resistor s and configurable hysteresis. [8] 5 v tolerant pin providing standard digital i/o functions wi th configurable modes, configur able hysteresis, and analog i/o f or the system oscillator. when configured as an analog i/o, the digital section of the pin is disabled, and the pin is not 5 v tolerant. [9] the digital part of this pin is 3 v tolerant pin due to s pecial analog functionality. pin pr ovides standard digital i/o func tions with configurable modes, confi gurable hysteresis, and an analog input. when configur ed as an analog input, the digital section of th e pin is disabled. pio0_12 3 2 2 - [2] i/o i; pu pio0_12 ? general purpose digital input/output pin. isp entry pin on the so20/t ssop20/tsso p16/xson16 packages starting with chip version 4c (see table 6 ). a low level on this pin during reset starts the isp command handler. see pin pio0_1 for the dip8 package and chip versions 1a and 2a. pio0_13 2 1 1 - [2] i/o i; pu pio0_13 ? general purpose digi tal input/output pin. pio0_14 20 - - - [7] i/o i; pu pio0_14 ? general purpose digi tal input/output pin. pio0_15 11 - - - [7] i/o i; pu pio0_15 ? general purpose digi tal input/output pin. pio0_16 10 - - - [7] i/o i; pu pio0_16 ? general purpose digi tal input/output pin. pio0_17 1 - - - [7] i/o i; pu pio0_17 ? general purpose digi tal input/output pin. v dd 15 12 12 6 - - 3.3 v supply voltage. v ss 16 13 13 7 - - ground. table 4. pin description table (fixed pins) symbol so20/ tssop20 tssop16 xson16 dip8 type reset state [1] description table 5. movable functions (assi gn to pins pio0_0 to pio_17 through switch matrix) function name type description u0_txd o transmitter output for usart0. u0_rxd i receiver input for usart0. u0_rts o request to send output for usart0. u0_cts i clear to send input for usart0. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 11 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller u0_sclk i/o serial clock input/output for usart0 in synchronous mode. u1_txd o transmitter output for usart1. u1_rxd i receiver input for usart1. u1_rts o request to send output for usart1. u1_cts i clear to send input for usart1. u1_sclk i/o serial clock input/output for usart1 in synchronous mode. u2_txd o transmitter output for usart2. u2_rxd i receiver input for usart2. u2_rts o request to send output for usart2. u2_cts i clear to send input for usart2. u2_sclk i/o serial clock input/output for usart2 in synchronous mode. spi0_sck i/o serial clock for spi0. spi0_mosi i/o master out slave in for spi0. spi0_miso i/o master in slave out for spi0. spi0_ssel i/o slave select for spi0. spi1_sck i/o serial clock for spi1. spi1_mosi i/o master out slave in for spi1. spi1_miso i/o master in slave out for spi1. spi1_ssel i/o slave select for spi1. ctin_0 i sct input 0. ctin_1 i sct input 1. ctin_2 i sct input 2. ctin_3 i sct input 3. ctout_0 o sct output 0. ctout_1 o sct output 1. ctout_2 o sct output 2. ctout_3 o sct output 3. i2c0_scl i/o i 2 c-bus clock input/output (open-dr ain if assigned to pin pio0_10). high-current sink only if assigned to pio0_10 and if i 2 c fast-mode plus is selected in the i/o configuration register. i2c0_sda i/o i 2 c-bus data input/output (open-drai n if assigned to pin pio0_11). high-current sink only if assigned to pin pio0_11 and if i 2 c fast-mode plus is selected in the i/o configuration register. acmp_o o analog comparator digital output. clkout o clock output. gpio_int_bmat o output of the pattern match engine. table 5. movable functions (assi gn to pins pio0_0 to pio_17 through switch matrix) function name type description lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 12 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller table 6. pin location in isp mode isp entry pin usart rxd usart txd marking boot loader version package pio0_1 pio0_0 pio0_4 1a v 13.1 tssop20; so20; tssop16; dip8; xson16 pio0_1 pio0_0 pio0_4 2a v 13.2 tssop20; so20; tssop16; dip8; xson16 pio0_1 pio0_0 pio0_4 4c and later v 13.4 and later dip8 pio0_12 pio0_0 pio0_4 4c and later v 13.4 and later tssop20; so20; tssop16; xson16 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 13 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 8. functional description 8.1 arm cortex-m0+ core the arm cortex-m0+ core runs at an operating frequency of up to 30 mhz using a two-stage pipeline. integrated in the core ar e the nvic and serial wire debug with four breakpoints and two watchpoints. the arm co rtex-m0+ core supports a single-cycle i/o enabled port for fast gpio access. the core includes a single-cycle multiplier and a system tick timer. 8.2 on-chip flash program memory the lpc81xm contain up to 16 kb of on-chip flash program memory. the flash memory supports a 64 byte page size with page write and erase. 8.3 on-chip sram the lpc81xm contain a total of up to 4 kb on-chip static ram data memory. 8.4 on-chip rom the 8 kb on-chip rom contains the boot loader and the following application programming interfaces (api): ? in-system programming (isp) and in-application programming (iap) support for flash programming ? power profiles for configuring po wer consumption and pll settings ? usart driver api routines ? i 2 c-bus driver api routines 8.5 nested vectored inte rrupt controller (nvic) the nested vectored interrupt controller (nvic) is an integral part of the cortex-m0+. the tight coupling to the cpu allows for low interr upt latency and efficient processing of late arriving interrupts. 8.5.1 features ? controls system exceptions and peripheral interrupts. ? on the lpc81xm, the nvic supports 32 vectored interrupts including up to 8 external interrupt inputs selectable from all gpio pins. ? four programmable interrupt priority levels with hardware prio rity level masking. ? software interrupt generation using the arm exceptions svcall and pendsv. ? relocatable interrupt vector table using vector table offset register. 8.5.2 interrupt sources each peripheral device has one interrupt line connected to the nvic but may have several interrupt flags. individual interrupt flags may also represent more than one interrupt source. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 14 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller up to eight pins, regardless of the selected function, can be programmed to generate an interrupt on a level, a rising or falling edge, or both. the interrupt g enerating pins can be selected from all digital or mixed digital/anal og pins. the pin interrupt/pattern match block controls the edge or level detection mechanism. 8.6 system tick timer the arm cortex-m0+ includes a 24-bit system tick timer (systick) that is intended to generate a dedicated systick exception at a fixed time interval (typically 10 ms). 8.7 memory map the lpc81xm incorporates severa l distinct memory regions. figure 7 shows the overall map of the entire address space from the user program viewpoint following reset. the interrupt vector area supports address remapping. the arm private peripheral bu s includes the arm core registers for controlling the nvic, the system tick timer (systick), and the reduced power modes. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 15 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 8.8 i/o configuration the iocon block controls the configuration of the i/o pins. each digital or mixed digital/analog pin with the pio0_n designato r (except the true open-drain pins pio0_10 and pio0_11) in ta b l e 4 can be configured as follows: ? enable or disable the weak internal pull-up and pull-down resistors. ? select a pseudo open-drain mode. the input cannot be pulled up above v dd . this pin is not 5 v tolerant when v dd = 0. fig 7. lpc81xm memory map $ 3 % s h u l s k h u d o v [ [ [ & [ [ [ [ [ [ & [ [ [ [ & [ [ [ & [ [ [ [ [ & [ [ : : ' 7 0 5 7 v h o i z d n h x s w l p h u 3 0 8 u h v h u y h g d q d o r j f r p s d u d w r u [ & u h v h u y h g u h v h u y h g u h v h u y h g u h v h u y h g [ [ u h v h u y h g u h v h u y h g [ * % * % * % * % [ [ ) ) ) [ ) ) ) [ [ [ [ ) ) ) ) ) ) ) ) u h v h u y h g u h v h u y h g u h v h u y h g [ [ $ 3 % s h u l s k h u d o v [ [ $ [ $ & 5 & 6 & 7 l p h u 3 : 0 * 3 , 2 [ $ s l q l q w h u u x s w v s d w w h u q p d w f k [ n % 6 5 $ 0 / 3 & [ n % 6 5 $ 0 / 3 & [ n % 6 5 $ 0 / 3 & [ [ n % 0 7 % u h j l v w h u v / 3 & [ 0 [ [ n % r q f k l s i o d v k / 3 & n % r q f k l s i o d v k / 3 & [ n % r q f k l s i o d v k / 3 & n % e r r w 5 2 0 [ [ & d f w l y h l q w h u u x s w y h f w r u v d d d u h v h u y h g u h v h u y h g u h v h u y h g u h v h u y h g i o d v k f r q w u r o o h u 6 3 , v z l w f k p d w u l [ , 2 & 2 1 6 < 6 & 2 1 [ 6 3 , 8 6 $ 5 7 [ 8 6 $ 5 7 [ & 8 6 $ 5 7 [ [ ( [ ( s u l y d w h s h u l s k h u d o e x v , & u h v h u y h g u h v h u y h g u h v h u y h g u h v h u y h g u h v h u y h g u h v h u y h g u h v h u y h g u h v h u y h g u h v h u y h g lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 16 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller ? program the input glitch filter with differ ent filter constants using one of the iocon divided clock signals (ioconclkcdiv, see figure 10 ? lpc81xm clock generation ? ). you can also bypass the glitch filter. ? invert the input signal. ? hysteresis can be en abled or disabled. ? for pins pio0_10 and pio0_11, select the i2c-mode and output driver for standard digital operation, for i2c standard and fast modes, or for i2c fast mode+. ? on mixed digital/analog pins, enable t he analog input mode. enabling the analog mode disconnects the digital functionality. remark: the functionality of each i/o pin is flexib le and is determined entirely through the switch matrix. see section 8.9 for details. 8.8.1 standard i/o pad configuration figure 8 shows the possible pin modes for standard i/o pins with analog input function: ? digital output driver with co nfigurable open-drain output ? digital input: weak pull-up resistor (pmos device) enabled/disabled ? digital input: weak pull-down resistor (nmos device) enabled/disabled ? digital input: repeater mode enabled/disabled ? digital input: input glitch f ilter selectable on all pins ? analog input lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 17 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 8.9 switch matrix (swm) the switch matrix controls the function of each digital or mixed analog/digital pin in a highly flexible way by allowin g to connect many functions like the usart, spi, sct, and i2c functions to any pin that is not power or ground. these functions are called movable functions and are listed in table 5 . functions that need sp ecialized pads like the oscillato r pins xtalin and xtalout can be enabled or disabled through the switch matrix. these functions are called fixed-pin functions and cannot move to other pins. the fixed-pin functions are listed in ta b l e 4 . if a fixed-pin function is disabled, any other mov able function can be assigned to this pin. 8.10 fast general-purpo se parallel i/o (gpio) device pins that are not connec ted to a specific peripheral function are controlled by the gpio registers. pins may be dynamically configured as inputs or outputs. multiple outputs can be set or cleared in one write operation. lpc81xm use accelerated gpio functions: ? gpio registers are located on the arm co rtex m0+ io bus for fastest possible single-cycle i/o timing, allowing gpio toggling with rates of up to 15 mhz. fig 8. standard i/o pad configuration 3 , 1 9 ' ' 9 ' ' ( 6 ' 9 6 6 ( 6 ' v w u r q j s x o o x s v w u r q j s x o o g r z q 9 ' ' z h d n s x o o x s z h d n s x o o g r z q r s h q g u d l q h q d e o h r x w s x w h q d e o h u h s h d w h u p r g h h q d e o h s x o o x s h q d e o h s x o o g r z q h q d e o h v h o h f w g d w d l q y h u w h u g d w d r x w s x w g d w d l q s x w v h o h f w j o l w f k i l o w h u d q d o r j l q s x w v h o h f w d q d o r j l q s x w d d d s l q f r q i l j x u h g d v g l j l w d o r x w s x w g u l y h u s l q f r q i l j x u h g d v g l j l w d o l q s x w s l q f r q i l j x u h g d v d q d o r j l q s x w 3 5 2 * 5 $ 0 0 $ % / ( * / , 7 & + ) , / 7 ( 5 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 18 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller ? an entire port value can be written in one instruction. ? mask, set, and clear operations are supported for the entire port. all gpio port pins are fixed-pi n functions that are enabled or disabled on the pins by the switch matrix. therefore each gpio port pin is assigned to one specific pin and cannot be moved to another pin. except for pi ns swdio/pio0_2, swclk/pio0_3, and reset /pio0_5, the switch matrix enables the gpio port pin function by default. 8.10.1 features ? bit level port registers allow a single instruction to set and clear any number of bits in one write operation. ? direction control of individual bits. ? all i/o default to inputs with internal pull-up resistors enabled after reset - except for the i 2 c-bus true open-drain pins pio0_2 and pio0_3. ? pull-up/pull-down configuration, repeater, and open-drain modes can be programmed through the iocon block for each gpio pin (see figure 8 ). ? 8.11 pin interrupt/pattern match engine the pin interrupt block configures up to eight pins from all digital pins for providing eight external interrupts connected to the nvic. the pattern match engine can be used, in conjunction with software, to create complex state machines based on pin inputs. any digital pin, independently of the function selected through the switch matrix, can be configured through the syscon block as input to the pin interrupt or pattern match engine. the registers that control the pin inte rrupt or pattern match engine are located on the io+ bus for fast single-cycle access. 8.11.1 features ? pin interrupts ? up to eight pins can be selected from all digital pins as edge- or level-sensitive interrupt requests. each request creates a separate interrupt in the nvic. ? edge-sensitive interrupt pins can interrup t on rising or falling edges or both. ? level-sensitive interrupt pins can be high- or low-active. ? pin interrupts can wake up the lpc81xm from sleep mode, deep-sleep mode, and power-down mode. ? pin interrupt pattern match engine ? up to eight pins can be selected from all digital pins to contribute to a boolean expression. the boolean expression consists of specified levels and/or transitions on various combinations of these pins. ? each minterm (product term) comprising the specified boolean expression can generate its own, dedicated interrupt request. ? any occurrence of a pattern match can be programmed to also generate an rxev notification to the arm cpu. the rxev signal can be connected to a pin. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 19 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller ? the pattern match engine d oes not facilitate wake-up. 8.12 usart0/1/2 remark: usart0 and usart1 are available on all lpc800 parts. usart2 is available on parts lpc812m101jtb16, lpc812m101jdh16, and lpc812m101jdh20 only. all usart functions are movable functions a nd are assigned to pins through the switch matrix. 8.12.1 features ? maximum bit rates of 1.875 mbit/s in asynchronous mode and 10 mbit/s in synchronous mode for usart functions connec ted to all digital pins except pio0_10 and pio0_11. ? 7, 8, or 9 data bits and 1 or 2 stop bits ? synchronous mode with master or slave operation. includes data phase selection and continuous clock option. ? multiprocessor/multidrop (9-bit) mode with software address compare. (rs-485 possible with software address detection and transceiver direction control.) ? parity generation and checking: odd, even, or none. ? one transmit and one receive data buffer. ? rts/cts for hardware signaling for automatic flow control. software flow control can be performed using delta cts detect, transmit disable control, and any gpio as an rts output. ? received data and status can optionally be read from a single register ? break generation and detection. ? receive data is 2 of 3 sample "voting". status flag set when one sample differs. ? built-in baud rate generator. ? a fractional rate divider is shared among all uarts. ? interrupts available for receiver ready, tr ansmitter ready, receiver idle, change in receiver break detect, framing error, pari ty error, overrun, underrun, delta cts detect, and receiver sa mple noise detected. ? separate data and flow control loopback modes for testing. ? supported by on-chip rom api. 8.13 spi0/1 remark: spi0 is available on all lpc800 parts. spi1 is available on parts lpc812m101jdh16 and lpc812m101jdh20 only. all spi functions are movable functions and are assigned to pins through the switch matrix. 8.13.1 features ? maximum data rates of 30 mbit/s in master mode and 25 mbit/s in slave mode for spi functions connected to all digital pins except pio0_10 and pio0_11. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 20 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller ? data frames of 1 to 16 bits supported directly. larger frames supported by software. ? master and slave operation. ? data can be transmitted to a slave without the need to read incoming data. this can be useful while setting up an spi memory. ? control information can optionally be writ ten along with data. this allows very versatile operation, including ?any length? frames. ? one slave select input/output with selectable polarity and flexible usage. remark: texas instruments ssi and national microwire modes are not supported. 8.14 i2c-bus interface the i 2 c-bus is bidirectional for inter-ic contro l using only two wires: a serial clock line (scl) and a serial data line (sda). each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an lcd driver) or a transmitter with the capability to both receive and send information (such as me mory). transmitters and/or receivers can operate in either master or sl ave mode, depending on whether the chip has to initiate a data transfer or is only addressed. the i 2 c is a multi-master bus and can be controlled by more than one bus master connected to it. the i2c-bus functions are movable functions and can be assigned through the switch matrix to any pin. however, only the true open-drain pio0_10 and pio0_11 provide the electrical characteristic s to support the full i2c-bus specification (see ref. 1 ). 8.14.1 features ? supports standard and fast mode with data rates of up to 400 kbit/s. ? independent master, slave, and monitor functions. ? supports both multi-master and multi-master with slave functions. ? multiple i 2 c slave addresses supported in hardware. ? one slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple i 2 c bus addresses. ? 10-bit addressing supported with software assist. ? supports smbus. ? supported by on-chip rom api. ? if the i2c functions are connected to th e true open-drain pins (pio0_10 and pio0_11), the i2c supports the full i2c-bus specification: ? fail-safe operation: when the power to an i 2 c-bus device is switched off, the sda and scl pins connected to the i 2 c-bus are floating and do not disturb the bus. ? supports fast-mode plus with bit rates up to 1 mbit/s. 8.15 state-configurable timer/pwm (sctimer/pwm) the state configurable timer (sctimer/pwm or sct) can perform basic 16-bit and 32-bit timer/counter functions with match outputs and external and internal capture inputs. in addition, the sctimer/pwm can employ up to two different programmable states, which can change under the control of events, to provide complex timing patterns. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 21 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller all inputs and outputs of the sctimer/pwm are movable functions and are assigned to pins through the switch matrix. 8.15.1 features ? two 16-bit counters or one 32-bit counter. ? counters clocked by bus clock or selected input. ? up counters or up-down counters. ? state variable allows sequencin g across multiple counter cycles. ? the following conditions define an event: a counter match condition, an input (or output) condition, a combination of a matc h and/or and input/output condition in a specified state, and the count direction. ? events control outputs, interr upts, and the sct states. ? match register 0 can be used as an automatic limit. ? in bi-directional mode, events can be enabled based on the count direction. ? match events can be held until another qualifying event occurs. ? selected events can limit, halt, start, or stop a counter. ? supports: ? 4 inputs ? 4 outputs ? 5 match/capture registers ? 6 events ? 2 states 8.16 multi-rate timer (mrt) the multi-rate timer (mrt) provides a repetiti ve interrupt timer with four channels. each channel can be programmed with an independent time interval, and each channel operates independently fr om the other channels. 8.16.1 features ? 31-bit interrupt timer ? four channels independently counting down from individually set values ? bus stall, repeat and one-shot interrupt modes 8.17 windowed watc hdog timer (wwdt) the watchdog timer resets the controller if soft ware fails to periodically service it within a programmable time window. 8.17.1 features ? internally resets chip if not periodically reloaded during the programmable time-out period. ? optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 22 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller ? optional warning interrupt can be generated at a programmable time prior to watchdog time-out. ? enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled. ? incorrect feed sequence causes reset or interrupt if enabled. ? flag to indicate watchdog reset. ? programmable 24-bit timer with internal prescaler. ? selectable time period from (t cy(wdclk) ? 256 ? 4) to (t cy(wdclk) ? 2 24 ? 4) in multiples of t cy(wdclk) ? 4. ? the watchdog clock (wdclk)is generated by a the dedicated watchdog oscillator (wdosc). 8.18 self wake-up timer (wkt) the self wake-up timer is a 32-bit, loadable down-counter. writing any non-zero value to this timer automatically enables the counter and launches a count-down sequence. when the counter is used as a wake-up timer, this write can occur just prior to entering a reduced power mode. 8.18.1 features ? 32-bit loadable down-counter. counter starts automatically when a count value is loaded. time-out generates an interrupt/wake up request. ? the wkt resides in a separate, always-on power domain. ? the wkt supports two clock sources: th e low-power oscillato r and the irc. the low-power oscillator is locate d in the always-on power domain, so it can be used as the clock source in deep power-down mode. ? the wkt can be used for waking up the part from any reduced power mode, including deep power-down mode, or for general-purpose timing. 8.19 analog comparator (acmp) the analog comparator with selectable hysteres is can compare voltage levels on external pins and internal voltages. after power-up and after switching the input chan nels of the comparator , the output of the voltage ladder must be allowed to settle to its stable value before it can be used as a comparator reference input. settling times are given in ta b l e 2 3 . the analog comparator output is a movable fu nction and is assigned to a pin through the switch matrix. the comparator inputs and the voltage reference are enabled or disabled on pins pio0_0 and pio0_1 through the switch matrix. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 23 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 8.19.1 features ? selectable 0 mv, 10 mv ( ? 5 mv), and 20 mv ( ? 10 mv), 40 mv ( ? 20 mv) input hysteresis. ? two selectable external voltages (v dd or vddcmp on pin pio0_6); fully configurable on either positive or negative input channel. ? internal voltage reference from band gap selectable on either positive or negative input channel. ? 32-stage voltage ladder with the internal reference voltage selectable on either the positive or the negative input channel. ? voltage ladder source voltage is selectable from an external pin or the main 3.3 v supply voltage rail. ? voltage ladder can be separa tely powered down for applic ations only requiring the comparator function. ? interrupt outp ut is connected to nvic. ? comparator level output is c onnected to output pin acmp_o. ? the comparator output can be routed intern ally to the sct input through the switch matrix. fig 9. comparator block diagram $ & 0 3 b , > @ 9 ' ' 9 ' ' & 0 3 l q w h u q d o y r o w d j h u h i h u h q f h h g j h g h w h f w v \ q f f r p s d u d w r u o h y h o $ & 0 3 b 2 f r p s d u d w r u h g j h 1 9 , & & 2 0 3 $ 5 $ 7 2 5 $ 1 $ / 2 * % / 2 & . & 2 0 3 $ 5 $ 7 2 5 ' , * , 7 $ / % / 2 & . d d d lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 24 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 8.20 clocking and power control 8.20.1 crystal and internal oscillators the lpc81xm include four independent oscillators: 1. the crystal oscillator (syso sc) operating at frequencie s between 1 mhz and 25 mhz. 2. the internal rc oscillator (irc) with a fi xed frequency of 12 mhz, trimmed to 1% accuracy. 3. the internal low-power, low-frequency oscillator with a nominal frequency of 10 khz with 40% accuracy for use with the self wake-up timer. 4. the dedicated watchdog oscillator (w dosc) with a programmable nominal frequency between 9.4 khz and 2.3 mhz with 40% accuracy. fig 10. lpc81xm clock generation 6 < 6 7 ( 0 3 / / z d w f k g r j r v f l o o d w r u , 5 & r v f l o o d w r u , 5 & r v f l o o d w r u z d w f k g r j r v f l o o d w r u 6 < 6 7 ( 0 2 6 & , / / $ 7 2 5 0 $ , 1 & / . 6 ( / p d l q f o r f n v h o h f w 6 < 6 3 / / & / . 6 ( / v \ v w h p 3 / / f o r f n v h o h f w & / 2 & . ' , 9 , ' ( 5 6 < 6 $ + % & / . ' , 9 $ + % f o r f n f r u h v \ v w h p d o z d \ v r q & / 2 & . ' , 9 , ' ( 5 8 $ 5 7 & / . ' , 9 8 6 $ 5 7 8 6 $ 5 7 8 6 $ 5 7 : : ' 7 , 5 & r v f l o o d w r u : . 7 o r z s r z h u r v f l o o d w r u : . 7 z d w f k g r j r v f l o o d w r u , 5 & r v f l o o d w r u v \ v w h p r v f l o o d w r u & / 2 & . ' , 9 , ' ( 5 & / . 2 8 7 ' , 9 & / . 2 8 7 s l q & / . 2 8 7 6 ( / & / . 2 8 7 f o r f n v h o h f w p d l q f o r f n v \ v w h p f o r f n 6 < 6 $ + % & / . & 7 5 / > @ v \ v w h p f o r f n h q d e o h p h p r u l h v d q g s h u l s k h u d o v s h u l s k h u d o f o r f n v d d d , 2 & 2 1 & / . ' , 9 & / 2 & . ' , 9 , ' ( 5 , 2 & 2 1 j o l w f k i l o w h u ; 7 $ / , 1 & / . , 1 ; 7 $ / 2 8 7 6 < 6 & 2 1 3 0 8 ) 5 $ & 7 , 2 1 $ / 5 $ 7 ( * ( 1 ( 5 $ 7 2 5 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 25 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller each oscillator, except th e low-frequency oscillator, c an be used for more than one purpose as required in a particular application. following reset, the lpc81xm will op erate from the irc until sw itched by software. this allows systems to operate without any external crystal and the bootloader code to operate at a known frequency. see figure 10 for an overview of the lpc81xm clock generation. 8.20.1.1 internal rc oscillator (irc) the irc may be used as the clock source for the wwdt, and/or as the clock that drives the pll and subsequently the cpu. the nomi nal irc frequency is 12 mhz. the irc is trimmed to 1.5 % accuracy over the entire voltage and temperature range. the irc can be used as a clock source fo r the cpu with or without using the pll. the irc frequency can be boosted to a higher frequency, up to the maximum cpu operating frequency, by the system pll. upon power-up or any chip reset, the lpc81xm use the irc as the clock source. software may later switch to one of the other available clock sources. 8.20.1.2 crystal oscillator (sysosc) the crystal oscillator can be used as the clo ck source for the cpu, with or without using the pll. the sysosc operates at fre quencies of 1 mhz to 25 mhz. this frequency can be boosted to a higher frequency, up to the maximum cpu operating frequency, by the system pll. 8.20.1.3 internal low-power oscillator and watchdog oscillator (wdosc) the nominal frequency of the wdosc is prog rammable between 9.4 khz and 2.3 mhz. the frequency spread over silicon process variations is ? 40%. the wdosc is a dedicated oscillator for the windowed wwdt. the internal low-power 10 khz ( ? 40% accuracy) oscillator serves a the clock input to the wkt. this oscillator can be configur ed to run in a ll low power modes. 8.20.2 clock input an external clock source can be supplied on the selected clkin pin. when selecting a clock signal for the clkin pin, follow the specifications for digital i/o pins in table 9 ? static characteristics ? and table 16 ? dynamic characteristics: i/o pins [1] ? . an 1.8 v external clock source can be su pplied on the xtalin pins to the system oscillator limiting the voltag e of this signal ((see section 14.2 ). the maximum frequency for both clock signals is 25 mhz. 8.20.3 system pll the pll accepts an input clock frequency in the range of 10 mhz to 25 mhz. the input frequency is multiplied up to a high frequency with a curren t controlled oscillator (cco). the multiplier can be an integer value from 1 to 32. the cco operates in the range of 156 mhz to 320 mhz, so there is an additional divider in the loop to keep the cco within its frequency range while the pll is provid ing the desired output frequency. the output lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 26 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. since the minimum output divider value is 2, it is insu red that the pll output has a 50 % duty cycle. the pll is turned off and bypassed following a chip reset and may be enabled by software. the program must configure and activate the pll, wait for the pll to lock, and then connect to the pll as a clock source. the pll settling time is nominally 100 ? s. 8.20.4 clock output the lpc81xm features a clock output functi on that routes the irc, the sysosc, the watchdog oscillator, or the main clock to t he clkout function. the clkout function can be connected to any digital pin through the switch matrix. 8.20.5 wake-up process the lpc81xm begin operation at power-up by using the irc as the clock source. this allows chip operation to resume quickly. if th e sysosc, the external clock source, or the pll is needed by the application, software mu st enable these features and wait for them to stabilize before they ar e used as a clock source. 8.20.6 power control the lpc81xm supports the arm cortex-m0 sleep mode. the cpu clock rate may also be controlled as needed by changing clock sources, reconfiguring pll values, and/or altering the cpu clock divider value. this a llows a trade-off of power versus processing speed based on application requirements. in addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing to fine-tune power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. selected peripherals have their own clock divider which provides even better power control. 8.20.6.1 power profiles the power consumption in active and sleep modes can be optimized for the application through simple calls to the power profile api. the api is accessible through the on-chip rom. the power configuration routine configures the lpc81xm for one of the following power modes: ? default mode corresponding to power configuration after reset. ? cpu performance mode co rresponding to optimize d processing capability. ? efficiency mode corresponding to optimize d balance of current consumption and cpu performance. ? low-current mode corresponding to lowest power consumption. in addition, the power profile includes routin es to select the optimal pll settings for a given system clock and pll input clock. 8.20.6.2 sleep mode when sleep mode is entered, the clock to the core is stopped. resumption from the sleep mode does not need any special sequence but re-enabling the clock to the arm core. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 27 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller in sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. peripheral functions continue opera tion during sleep mode and may generate interrupts to cause the processor to resume execution. sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses. 8.20.6.3 deep-sleep mode in deep-sleep mode, the lpc81xm is in sleep-mode and all peri pheral clocks and all clock sources are off except fo r the irc and watchdog oscillato r or low-power oscillator if selected. the irc output is disabled. in additi on all analog blocks are shut down and the flash is in stand-by mode. in deep-sleep mode, the application can keep the watchdog oscillator and the bod circuit running for self-timed wake-up and bod protection. the lpc81xm can wake up from deep-sleep mode via a reset, digital pins selected as inputs to the pin interrupt block, a watchdog timer interrupt, or an interrupt from the usart (if the usart is configured in synchronous slave mode), the spi, or the i2c blocks (in slave mode). any interrupt used for waking up from deep-sleep mode must be enabled in one of the syscon wake-up enable r egisters and the nvic. deep-sleep mode saves power and allows for short wake-up times. 8.20.6.4 power-down mode in power-down mode, the lp c81xm is in sleep-mode and all peripheral clocks and all clock sources are off except for watchdog osc illator or low-power osc illator if selected. in addition all analog blocks and the flash are shut down. in power-down mode, the application can keep the watc hdog oscillator and the bod circ uit running for self-timed wake-up and bod protection. the lpc81xm can wake up from power-down mode via a reset, digital pins selected as inputs to the pin interrupt block, a watchdog timer interrupt, or an interrupt from the usart (if the usart is configured in synchronous slave mode), the spi, or the i2c blocks (in slave mode). any interrupt used for waking up from power-down mode must be enabled in one of the syscon wake-up enable r egisters and the nvic. power-down mode reduces power consumption compared to deep-sleep mode at the expense of longer wake-up times. 8.20.6.5 deep power-down mode in deep power-down mode, power is shut off to the entire chip except for the wakeup pin and the self wake-up timer if enabled. fo ur general-purpose registers are available to store information during deep power-down mode. the lpc81xm can wake up from deep power-down mode via the wakeup pin, or without an external signal by using the time-out of the self wake-up timer (see section 8.18 ). the lpc81xm can be prevented from entering deep power-down mode by setting a lock bit in the pmu block. locking out deep powe r-down mode enables the application to keep the watchdog timer or the bod running at all times. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 28 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller when entering deep power-down mode, an external pull-up resistor is required on the wakeup pin to hold it high. pull the reset pin high to prevent it from floating while in deep power-down mode. 8.21 system control 8.21.1 reset reset has four sources on the lpc81xm: the reset pin, the watchdog reset, power-on reset (por), and the brownout detection (bod) circuit. the reset pin is a schmitt trigger input pin. assertion of chip reset by any source, once the operating voltage attains a usable level, starts the irc an d initializes the flash controller. a low-going pulse as short as 50 ns resets the part. when the internal reset is removed, the proc essor begins executing at address 0, which is initially the reset vector mapped from the bo ot block. at that point, all of the processor and peripheral registers have been in itialized to predetermined values. in deep power-down mode, an external pull-up resistor is required on the reset pin. 8.21.2 brownout detection the lpc81xm includes up to four levels for monitoring the voltage on the v dd pin. if this voltage falls below one of the selected levels, the bod asserts an interrupt signal to the nvic. this signal can be enabled for interrupt in the interrupt enable register in the nvic to cause a cpu interrupt. alternatively, so ftware can monitor the signal by reading a dedicated status register. four threshold levels can be selected to cause a forced reset of the chip. fig 11. reset pad configuration 9 6 6 u h v h w d d d 9 ' ' 9 ' ' 9 ' ' 5 s x ( 6 ' ( 6 ' q v 5 & * / , 7 & + ) , / 7 ( 5 3 , 1 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 29 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 8.21.3 code security (code read protection - crp) crp provides different levels of security in th e system so that access to the on-chip flash and use of the serial wire debugger (swd) and in-system programming (isp) can be restricted. programming a specific pattern in to a dedicated flash location invokes crp. iap commands are not affected by the crp. in addition, isp entry via the isp entry pi n can be disabled without enabling crp. for details, see the lpc800 user manual . there are three levels of code read protection: 1. crp1 disables access to the chip via the swd and allows partial flash update (excluding flash sector 0) using a limited set of the isp commands. this mode is useful when crp is required and flash fi eld updates are needed but all sectors cannot be erased. 2. crp2 disables access to the chip via the swd and only allows full flash erase and update using a reduced set of the isp commands. 3. running an application with level crp3 selected , fully disables any access to the chip via the swd pins and the isp. this mode ef fectively disables isp override using the isp entry pin as well. if necessary, the application must provide a flash update mechanism using iap calls or using a call to the reinvoke isp command to enable flash update via the usart. in addition to the three crp levels, sampling of the isp entry pin for valid user code can be disabled. for details, see the lpc800 user manual . 8.21.4 apb interface the apb peripherals are located on one apb bus. 8.21.5 ahblite the ahblite connects the cpu bus of the ar m cortex-m0+ to the flash memory, the main static ram, the crc, and the rom. caution if level three code read protection (crp3) is selected, no future factory testing can be performed on the device. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 30 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 8.22 emulation and debugging debug functions are integrated into the arm cortex-m0+. serial wire debug functions are supported in addition to a standard jtag boundary scan. the arm cortex-m0+ is configured to support up to four breakpoints and two watch points. the micro trace buffer is implemented on the lpc81xm. the reset pin selects between the jtag boundary scan (reset = low) and the arm swd debug (reset = high). the arm swd debug port is disabled while the lpc81xm is in reset. the jtag boundary scan pins are selected by hardware when the part is in boundary scan mode on pins pio0_0 to pio0_3 (see table 4 ). to perform boundary scan testing, follow these steps: 1. erase any user code residing in flash. 2. power up the part with the reset pin pulled high externally. 3. wait for at least 250 ? s. 4. pull the reset pin low externally. 5. perform boundary scan operations. 6. once the boundary scan operations are completed, assert the trst pin to enable the swd debug mode, and release the reset pin (pull high). remark: the jtag interface cannot be used for debug purposes. fig 12. connecting the swd pins to a standard swd connector 5 ( 6 ( 7 6 : ' , 2 6 : & / . 9 ' ' / 3 & , 6 3 h q w u \ 3 , 2 b 9 7 5 ( ) 6 : ' , 2 6 : & / . q 5 ( 6 ( 7 * 1 ' d d d i u r p 6 : ' f r q q h f w r u lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 31 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 9. limiting values [1] the following applies to the limiting values: a) this product includes circuitry specif ically designed for the protection of its in ternal devices from the damaging effects of excessive static charge. nonetheless, it is sugges ted that conventional precautions be tak en to avoid applying greater than the rated maximum. b) parameters are valid over operating te mperature range unless otherwise specifi ed. all voltages are with respect to v ss unless otherwise noted. c) the limiting values are stress ratings onl y. operating the part at these values is not recommended and proper operation is no t guaranteed. the conditions for functi onal operation are specified in table 9 . [2] maximum/minimum voltage above the maximum operating voltage (see table 9 ) and below ground that can be applied for a short time (< 10 ms) to a device without leading to irrecoverable failure. failure includes the loss of reli ability and shorter lifetime o f the device. [3] including voltage on outputs in tri-state mode. does not apply to pin pio0_6. [4] v dd present or not present. compliant with the i 2 c-bus standard. 5.5 v can be applied to this pin when v dd is powered down. [5] v dd present or not present. [6] if the comparator is configured with the common mode input v ic = v dd , the other comparator input can be up to 0.2 v above or below v dd without affecting the hysteresis range of the comparator function. [7] it is recommended to connect an overvoltage protection diode between the analog input pin and the voltage supply pin. [8] the maximum non-operating storage temperature is different t han the temperature for required shelf life which should be dete rmined based on required shelf lifetime. please refer to t he jedec spec (j-std-033b.1) for further details. [9] human body model: equivalent to dischar ging a 100 pf capacitor through a 1.5 k ? series resistor. table 7. limiting values in accordance with the absolute ma ximum rating system (iec 60134). [1] symbol parameter conditions min max unit v dd supply voltage (core and external rail) [2] ? 0.5 +4.6 v v i input voltage 5 v tolerant i/o pins; v dd ? 1.8 v [3] ? 0.5 +5.5 v 5 v tolerant open-drain pins pio0_10 and pio0_11 [4] ? 0.5 +5.5 v 3 v tolerant i/o pin pio0_6 [5] ? 0.5 +3.6 v v ia analog input voltage [6] [7] ? 0.5 4.6 v v i(xtal) crystal input voltage [2] ? 0.5 +2.5 v i dd supply current per supply pin - 100 ma i ss ground current per ground pin - 100 ma i latch i/o latch-up current ? (0.5v dd ) < v i < (1.5v dd ); t j < 125 ? c -100ma t stg storage temperature non-operating [8] ? 65 +150 ? c t j(max) maximum junction temperature - 150 ? c p tot(pack) total power dissipation (per package) based on package heat transfer, not device power consumption -1.5w v esd electrostatic discharge voltage human body model; all pins [9] - 5500 v charged device model; tssop20 and sop20 packages - 1200 v charged device model; tssop16 package - 1000 v charged device model; xson16 package -800v lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 32 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 10. thermal characteristics the average chip junction temperature, t j ( ? c), can be calculated using the following equation: (1) ? t amb = ambient temperature ( ? c), ? r th(j-a) = the package junction-to-ambient thermal resistance ( ? c/w) ? p d = sum of internal and i/o power dissipation the internal power dissipation is the product of i dd and v dd . the i/o power dissipation of the i/o pins is often small and many times can be negligible. however it can be significant in some applications. table 8. thermal resistance symbol parameter conditions max/min unit dip8 r th(j-a) thermal resistance from junction to ambient jedec (4.5 in ? 4 in); still air 60 15 % ? c/w single-layer (4.5 in ? 3 in); still air 81 15 % ? c/w r th(j-c) thermal resistance from junction to case 38 15 % ? c/w tssop16 r th(j-a) thermal resistance from junction to ambient jedec (4.5 in ? 4 in); still air 133 15 % ? c/w single-layer (4.5 in ? 3 in); still air 182 15 % ? c/w r th(j-c) thermal resistance from junction to case 33 15 % ? c/w tssop20 r th(j-a) thermal resistance from junction to ambient jedec (4.5 in ? 4 in); still air 110 15 % ? c/w single-layer (4.5 in ? 3 in); still air 153 15 % ? c/w r th(j-c) thermal resistance from junction to case 23 15 % ? c/w so20 r th(j-a) thermal resistance from junction to ambient jedec (4.5 in ? 4 in); still air 87 15 % ? c/w single-layer (4.5 in ? 3 in); still air 112 15 % ? c/w r th(j-c) thermal resistance from junction to case 50 15 % ? c/w xson16 r th(j-a) thermal resistance from junction to ambient jedec (4.5 in ? 4 in); still air 92 15 % ? c/w single-layer (4.5 in ? 3 in); still air 180 15 % ? c/w r th(j-c) thermal resistance from junction to case 27 15 % ? c/w t j t amb p d r th j a ? ?? ? ?? + = lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 33 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 11. static characteristics table 9. static characteristics t amb = ? 40 ? c to +105 ? c, unless otherwise specified. symbol parameter conditions min typ [1] max unit v dd supply voltage (core and external rail) 1.8 3.3 3.6 v i dd supply current active mode; code while(1){} executed from flash; system clock = 12 mhz; default mode; v dd = 3.3 v [2][3][4][5] -1.4 -ma system clock = 12 mhz; low-current mode; v dd = 3.3 v [2][3][4][5] [6] -1.0 -ma system clock = 24 mhz; low-current mode; v dd = 3.3 v [2][4][5][6] [7] -2.2 -ma system clock = 30 mhz; default mode; v dd = 3.3 v [2][4][5][8] -3.3 -ma system clock = 30 mhz; low-current mode; v dd = 3.3 v [2][4][5][6] [8] -3 -ma sleep mode system clock = 12 mhz; default mode; v dd = 3.3 v [2][3][4][5] -0.8 -ma system clock = 12 mhz; low-current mode; v dd = 3.3 v [2][3][4][5] [6] -0.7 -ma system clock = 24 mhz; low-current mode; v dd = 3.3 v [2][4][5][6] [7] -1.3 -ma system clock = 30 mhz; default mode; v dd = 3.3 v [2][4][5][8] -1.8 -ma system clock = 30 mhz; low-current mode; v dd = 3.3 v [2][4][5][6] [8] -1.7 -ma deep-sleep mode v dd = 3.3 v, t amb = 25 c [2][9] - 150 300 ? a v dd = 3.3 v, t amb = 105 c [2][9] - - 400 ? a power-down mode v dd = 3.3 v, t amb = 25 c [2][9] -0.9 5 ? a v dd = 3.3 v, t amb = 105 c [2][9] -- 40 ? a deep power-down mode; low-power oscillator and self wakeup timer (wkt) disabled v dd = 3.3 v, t amb = 25 c [10] - 170 1000 na v dd = 3.3 v, t amb = 105 c [10] -- 4 ? a deep power-down mode; low-power oscillator and self wakeup timer (wkt) enabled -1 - ? a lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 34 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller standard port pins config ured as digital pins, reset ; see figure 13 i il low-level input current v i = 0 v; on-chip pull-up resistor disabled - 0.5 10 na i ih high-level input current v i =v dd ; on-chip pull-down resistor disabled - 0.5 10 na i oz off-state output current v o =0v; v o =v dd ; on-chip pull-up/down resistors disabled - 0.5 10 na v i input voltage v dd ? 1.8 v; 5 v tolerant pins except pio0_6 [11] [12] 0- 5.0v v dd ? 1.8 v; on 3 v tolerant pin pio0_6 0- 3.6 v dd = 0 v 0 - 3.6 v v o output voltage output active 0 - v dd v v ih high-level input voltage 0.7v dd --v v il low-level input voltage - - 0.3v dd v v hys hysteresis voltage - 0.4 - v v oh high-level output voltage 2.5 v ? v dd ? 3.6 v; i oh =4 ma v dd ? 0.4 - - v 1.8 v ? v dd < 2.5 v; i oh =3 ma v dd ? 0.4 - - v v ol low-level output voltage 2.5 v ? v dd ? 3.6 v; i ol =4 ma - - 0.4 v 1.8 v ? v dd < 2.5 v; i ol =3 ma - - 0.4 v i oh high-level output current v oh =v dd ? 0.4 v; 2.5 v ? v dd ? 3.6 v 4- -ma 1.8 v ? v dd < 2.5 v 3 - - ma i ol low-level output current v ol =0.4v 2.5 v ? v dd ? 3.6 v 4- -ma 1.8 v ? v dd < 2.5 v 3 - - ma i ohs high-level short-circuit output current v oh =0v [13] -- 45ma i ols low-level short-circuit output current v ol =v dd [13] -- 50ma i pd pull-down current v i = 5 v 10 50 150 ? a i pu pull-up current v i =0v; 2.0 v ? v dd ? 3.6 v 15 50 85 ? a 1.8 v ? v dd < 2.0 v 10 50 85 ? a v dd lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 37 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 11.1 power consumption power measurements in active, sleep, deep-sleep,and power-down modes were performed under the following conditions: ? configure all pins as gpio with pull-up resistor disabled in the iocon block. ? configure gpio pins as outputs using the gpio dir register. ? write 1 to the gpio clr register to drive the outputs low. conditions: t amb = 25 ? c; active mode entered executing code while(1){} from flash; all peripherals disabled in the sysahbclkctrl regi ster (sysahbclkctrl =0x1f); all peripheral clocks disabled; internal pull-up resistors disabled; bod disabled; low-current mode. 1 mhz - 6 mhz: irc enabled; pll disabled. 12 mhz: irc enabled; pll disabled. 24 mhz: irc enabled; pll enabled. 30 mhz: irc disabled; sysosc enabled; pll enabled. fig 14. active mode: typical supply current i dd versus supply voltage v dd d d d 9 ' ' 9 , ' ' ' ' , ' ' p $ p $ p $ 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 38 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller conditions: v dd = 3.3 v; active mode entered executing code while(1){} from flash; all peripherals disabled in the sysahbclkctrl regist er (sysahbclkctrl = 0x1f); all peripheral clocks disabled; internal pull-up resistors disabled; bod disabled; low-current mode. 1 mhz - 6 mhz: irc enabled; pll disabled. 12 mhz: irc enabled; pll disabled. 24 mhz: irc enabled; pll enabled. 30 mhz: irc disabled; sysosc enabled; pll enabled. fig 15. active mode: typical supply current i dd versus temperature d d d w h p s h u d w x u h ? & , ' ' ' ' , ' ' p $ p $ p $ 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 39 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller conditions: v dd = 3.3 v; sleep mode entered from fl ash; all peripheral s disabled in the sysahbclkctrl register (sysahbclk ctrl = 0x1f); all peripheral clocks disabled; internal pull-up resistors disabled; bo d disabled; low-current mode. 1 mhz - 6 mhz: irc enabled; pll disabled. 12 mhz: irc enabled; pll disabled. 24 mhz: irc enabled; pll enabled. 30 mhz: irc disabled; sysosc enabled; pll enabled. fig 16. sleep mode: typical supply current i dd versus temperature for different system clock frequencies conditions: bod disabled; all oscillators and analog blocks disabled in the pdsleepcfg register (pdsleepcfg = 0x0000 18ff). fig 17. deep-sleep mode: typical supply current i dd versus temperature for different supply voltages v dd d d d w h p s h u d w x u h ? & , ' ' ' ' , ' ' p $ p $ p $ 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] 0 + ] d d d w h p s h u d w x u h ? & , ' ' , ' ' , ' ' $ $ $ 9 9 9 9 9 9 9 9 9 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 40 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller conditions: bod disabled; all oscillators and analog blocks disabled in the pdsleepcfg register (pdsleepcfg = 0x0000 18ff). fig 18. power-down mode: typical supply current i dd versus temperature for different supply voltages v dd wkt not running. fig 19. deep power-down mode: typical supply current i dd versus temperature for different supply voltages v dd d d d w h p s h u d w x u h ? & , ' ' , ' ' , ' ' $ $ $ 9 9 9 9 9 9 9 9 9 d d d w h p s h u d w x u h ? & , ' ' , ' ' , ' ' $ $ $ 9 9 9 9 9 9 9 9 9 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 41 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 11.2 coremark data conditions: v dd = 3.3 v; t amb = 25 ? c; active mode; all peripherals except one uart and the sct disabled in the sysahbclkctrl register; system cl ock derived from the irc; system oscillator disabled; internal pull-up resistors enabled; bod disabled. measured with keil uvision v.4.7. fig 20. active mode: coremark power consumption i dd conditions: v dd = 3.3 v; active mode; all peripherals except one uart and the sct disabled in the sysahbclkctrl register; internal pull-up resistors enabled; bod disabled. measured with keil uvision v.4.7. fig 21. coremark score d d d v \ v w h p f o r f n i u h t x h q f \ 0 + ] , ' ' , ' ' , ' ' p $ p $ p $ ' h i d x o w ' h i d x o w ' h i d x o w & 3 8 h i i l f l h q f \ & 3 8 h i i l f l h q f \ & 3 8 h i i l f l h q f \ / r z f x u u h q w / r z f x u u h q w / r z f x u u h q w d d d v \ v w h p f o r f n i u h t x h q f \ 0 + ] p $ p $ ' h i d x o w ' h i d x o w ' h i d x o w & 3 8 h i i l f l h q f \ & 3 8 h i i l f l h q f \ & 3 8 h i i l f l h q f \ / r z f x u u h q w / r z f x u u h q w / r z f x u u h q w & 0 l w h u d w l r q v v 0 + ] lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 42 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 11.3 peripheral power consumption the supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the sysahbclkcfg and pdruncfg (for analog blocks) registers. all other blocks are disabled in both registers and no code is executed. me asured on a typical sample at t amb =25 ? c. unless noted otherwise, the system oscillator an d pll are running in both measurements. the supply currents are shown for system clock frequencies of 12 mhz and 30 mhz. table 10. power consumption for indi vidual analog and digital blocks peripheral typical supply current in ma notes n/a 12 mhz 30 mhz irc 0.21 - - system oscillator running; pll off; independent of main clock frequency. system oscillator at 12 mhz 0.28 - - irc runnin g; pll off; independent of main clock frequency. watchdog oscillator at 500 khz/2 0.002 - - system oscillator running; pll off; independent of main clock frequency. bod 0.05 - - independent of main clock frequency. main pll - 0.31 - - clkout - 0.06 0.09 main clock divided by 4 in the clkoutdiv register. rom - 0.08 0.19 - i2c - 0.06 0.15 - gpio + pin interrupt/pattern match - 0.09 0.23 gpio pins configured as outputs and set to low. direction and pin state are maintained if the gpio is disabled in the sysahbclkcfg register. swm - 0.03 0.07 - sct - 0.17 0.42 - wkt - 0.01 0.03 - mrt - 0.09 0.21 - spi0 - 0.05 0.13 - spi1 - 0.06 0.14 - crc - 0.03 0.07 - usart0 - 0.04 0.10 - usart1 - 0.04 0.11 - usart2 - 0.04 0.10 - wwdt - 0.04 0.10 main clock select ed as clock source for the wdt. iocon - 0.03 0.08 - comparator - 0.04 0.09 - lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 43 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 11.4 electrical pin characteristics conditions: v dd = 3.3 v and v dd = 1.8 v; on pins pio0_2, pio0_3, pio0_7, pio0_12, pio0_13. fig 22. high-drive output: typical high-level output voltage v oh versus high-level output current i oh conditions: v dd = 3.3 v and v dd = 1.8 v; on pins pio0_10 and pio0_11. fig 23. i 2 c-bus pins (high current sink): typical low-level output current i ol versus low-level output voltage v ol d d d , 2 + p $ 9 2 + 9 2 + 9 2 + p $ p $ p $ & y & y ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & y & y ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 d d d 9 2 / 9 , 2 / , 2 / , 2 / p $ p $ p $ " & 9 " & 9 ? & 9 " & 9 " & 9 ? & 9 " & 9 " & 9 ? & 9 " & 9 " & 9 ? & 9 " & 9 " & 9 ? & 9 " & 9 " & 9 ? & 9 " & 9 " & 9 ? & 9 " & 9 " & 9 ? & 9 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 44 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller conditions: v dd = 3.3 v and v dd = 1.8 v; standard port pins and high-drive pins pio0_2, pio0_3, pio0_7, pio0_12, pio0_13. fig 24. typical low-l evel output current i ol versus low-level output voltage v ol conditions: v dd = 3.3 v and v dd = 1.8 v; standard port pins. fig 25. typical high-level output voltage v oh versus high-level output source current i oh d d d 9 2 / 9 , 2 / , 2 / , 2 / p $ p $ p $ & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 d d d , 2 + p $ 9 2 + 9 2 + 9 2 + 9 9 9 9 ' ' 9 7 ? & 7 ? & 7 ? & 7 ? & 9 ' ' 9 7 ? & 7 ? & 7 ? & 7 ? & lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 45 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller conditions: v dd = 3.3 v and v dd = 1.8 v; standard port pins. fig 26. typical pull-up current i pu versus input voltage v i conditions: v dd = 3.3 v and v dd = 1.8 v; standard port pins. fig 27. typical pull-down current i pd versus input voltage v i d d d 9 , 9 , s x , s x , s x p $ p $ p $ & & ? & & & ? & & & ? & & & ? & & & ? & & & ? & & & ? & & & ? & & & ? & & & ? & 9 ' ' 9 9 ' ' 9 d d d 9 , 9 , 3 ' , 3 ' , 3 ' p $ p $ p $ & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 & 9 & 9 ? & 9 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 46 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 12. dynamic characteristics 12.1 power-up ramp conditions [1] see figure 28 . [2] the wait time specifies the time the power supply must be at levels below 200 mv before ramping up. see the lpc81x errata sheet. [3] based on characterization, not tested in production. 12.2 flash memory table 11. power-up characteristics t amb = ? 40 ? c to +105 ? c; 1.8 v ? v dd ? 3.6 v symbol parameter conditions min typ max unit t r rise time at t = t 1 : 0 < v i ?? 200 mv [1][3] 0- 500 ms t wait wait time [1][2][3] 12 - - ? s v i input voltage at t = t 1 on pin v dd [3] 0 - 200 mv condition: 0 < v i ?? 200 mv at start of power-up (t = t 1 ) fig 28. power-up ramp v dd 0 200 mv t r t wait t = t 1 aaa-017426 table 12. flash characteristics t amb = ? 40 ? c to +105 ? c. based on jedec nvm qualification. failure rate < 10 ppm for parts as specified below. symbol parameter conditions min typ max unit n endu endurance [1] 10000 100000 - cycles lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 47 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller [1] number of program/erase cycles. [2] programming times are given for writing 64 bytes to the flash. t amb ? +85 ? c. flash programming with iap calls (see lpc800 user manual ). 12.3 external clock for th e oscillator in slave mode remark: the input voltage on the xtal1/2 pins must be ? 1.95 v (see table 9 ). for connecting the oscillator to the xtal pins, also see section 14.2 . [1] parameters are valid over operating temp erature range unless otherwise specified. [2] typical ratings are not guaranteed. the va lues listed are for room temperature (25 ? c), nominal supply voltages. t ret retention time powered 10 20 - years unpowered 20 40 - years t er erase time page or multiple consecutive pages, sector or multiple consecutive sectors 95 100 105 ms t prog programming time [2] 0.95 1 1.05 ms table 12. flash characteristics t amb = ? 40 ? c to +105 ? c. based on jedec nvm qualification. failure rate < 10 ppm for parts as specified below. symbol parameter conditions min typ max unit table 13. dynamic characteristic: external clock (xtalin inputs) t amb = ? 40 ? c to +105 ? c; v dd over specified ranges. [1] symbol parameter conditions min typ [2] max unit f osc oscillator frequency 1 - 25 mhz t cy(clk) clock cycle time 40 - 1000 ns t chcx clock high time t cy(clk) ? 0.4 - - ns t clcx clock low time t cy(clk) ? 0.4 - - ns t clch clock rise time - - 5 ns t chcl clock fall time - - 5 ns fig 29. external clock timing (with an amplitude of at least v i(rms) = 200 mv) w & + & / w & / & ; w & + & ; 7 f \ f o n w & / & + w & + & / w & / & ; w & + & ; 7 f \ f o n w & / & + w & + & / w & / & ; w & + & ; 7 f \ f o n w & / & + w & + & / w & / & ; w & + & ; 7 f \ f o n w & / & + d d d lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 48 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 12.4 internal oscillators [1] parameters are valid over operating temp erature range unless otherwise specified. [2] typical ratings are not guaranteed. the va lues listed are for room temperature (25 ? c), nominal supply voltages. [1] typical ratings are not guaranteed. the va lues listed are at nom inal supply voltages. [2] the typical frequency spread over processing and temperature (t amb = ? 40 ? c to +105 ? c) is ? 40 %. [3] see the lpc81xm user manual. table 14. dynamic char acteristics: irc t amb = ? 40 ? c to +105 ? c; 2.7 v ? v dd ? 3.6 v [1] . symbol parameter conditions min typ [2] max unit f osc(rc) internal rc oscillator frequency t amb = ? 40 ? c to +105 ? c 11.82 12 12.18 mhz conditions: frequency values are typical values. 12 mhz ? 1.5 % accuracy is guaranteed for 2.7 v ? v dd ? 3.6 v and t amb = ? 40 ? c to +105 ? c. variations between parts may cause the irc to fall outside the 12 mhz ? 1.5 % accuracy specification for voltages below 2.7 v. fig 30. typical internal rc oscillator frequency versus temperature table 15. dynamic characterist ics: watchdog oscillator symbol parameter conditions min typ [1] max unit f osc(int) internal oscillator frequency divsel = 0x1f, freqsel = 0x1 in the wdtoscctrl register; [2][3] -9.4-khz divsel = 0x00, freqsel = 0xf in the wdtoscctrl register [2][3] - 2300 - khz d d d w h p s h u d w x u h ? & i 0 + ] 0 + ] 0 + ] 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 49 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 12.5 i/o pins [1] applies to standard port pins and reset pin. 12.6 i 2 c-bus [1] see the i 2 c-bus specification um10204 for details. [2] parameters are valid over operating temp erature range unless otherwise specified. table 16. dynamic characteristics: i/o pins [1] t amb = ? 40 ? c to +105 ? c; 3.0 v ? v dd ? 3.6 v. symbol parameter conditions min typ max unit t r rise time pin configured as output 3.0 - 5.0 ns t f fall time pin configured as output 2.5 - 5.0 ns table 17. dynamic characteristic: i 2 c-bus pins [1] t amb = ? 40 ? c to +105 ? c. [2] symbol parameter conditions min max unit f scl scl clock frequency standard-mode 0 100 khz fast-mode 0 400 khz fast-mode plus; on pins pio0_10 and pio0_11 01mhz t f fall time [4][5][6][7] of both sda and scl signals standard-mode - 300 ns fast-mode 20 + 0.1 ? c b 300 ns fast-mode plus; on pins pio0_10 and pio0_11 - 120 ns t low low period of the scl clock standard-mode 4.7 - ? s fast-mode 1.3 - ? s fast-mode plus; on pins pio0_10 and pio0_11 0.5 - ? s t high high period of the scl clock standard-mode 4.0 - ? s fast-mode 0.6 - ? s fast-mode plus; on pins pio0_10 and pio0_11 0.26 - ? s t hd;dat data hold time [3][4][8] standard-mode 0 - ? s fast-mode 0 - ? s fast-mode plus; on pins pio0_10 and pio0_11 0- ? s t su;dat data set-up time [9][10] standard-mode 250 - ns fast-mode 100 - ns fast-mode plus; on pins pio0_10 and pio0_11 50 - ns lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 50 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller [3] t hd;dat is the data hold time that is measured from the fa lling edge of scl; applies to data in transmission and the acknowledge. [4] a device must internally provide a hold time of at least 300 ns for the sda signal (with respect to the v ih (min) of the scl signal) to bridge the undefined region of the falling edge of scl. [5] c b = total capacitance of one bus line in pf. [6] the maximum t f for the sda and scl bus lines is specified at 300 ns. the maximum fall time for the sda output stage t f is specified at 250 ns. this allows series protection resistors to be connected in between the sda and the scl pins and the sda/scl bus lines without exceeding the maximum specified t f . [7] in fast-mode plus, fall time is specified the same for both output stage and bus timing. if series resistors are used, designers should allow for this when considering bus timing. [8] the maximum t hd;dat could be 3.45 ? s and 0.9 ? s for standard-mode and fast-mode but must be less than the maximum of t vd;dat or t vd;ack by a transition time (see um10204 ). this maximum must only be met if the device does not stretch the low period (t low ) of the scl signal. if the clock stretches the scl, the data must be valid by the set-up time before it releases the clock. [9] t su;dat is the data set-up time that is measured with res pect to the rising edge of scl; applies to data in transmission and the acknowledge. [10] a fast-mode i 2 c-bus device can be used in a standard-mode i 2 c-bus system but the requirement t su;dat = 250 ns must then be met. this will automatically be the case if the device does not stretch the low period of the scl signal. if such a device does stretch the low per iod of the scl signal, it must output the next data bit to the sda line t r(max) + t su;dat = 1000 + 250 = 1250 ns (according to the standard-mode i 2 c-bus specification) before the scl line is released. also the acknowledge timing must meet this set-up time. fig 31. i 2 c-bus pins clock timing d d d w i 6 ' $ w i 6 w + ' ' $ 7 6 & / i 6 & / w 9 ' ' $ 7 w + , * + w / 2 : w 6 8 ' $ 7 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 51 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 12.7 spi interfaces the maximum data bit rate is 30 mbit/s in master mode and 25 mbit/s in slave mode. remark: spi functions can be assigned to all digita l pins. the characteristics are valid for all digital pins except the open-drain pins pio0_10 and pio0_11. [1] capacitance on pin spin_sck c sck < 5 pf. [2] t cy(clk) = divval/cclk with cclk = syst em clock frequency. divval is the spi clock divider. see the lpc800 user manual um10601 . table 18. spi dynamic characteristics t amb = ? 40 ? c to 105 ? c; 1.8 v ? v dd ? 3.6 v. simulated parameters sampled at the 50 % level of the rising or falling edge; values guaranteed by design. symbol parameter conditions min max unit spi master [1] t cy(clk) clock cycle time [2] 33 - ns t ds data set-up time 0 - ns t dh data hold time 16 - ns t v(q) data output valid time c l = 10 pf - 0.5 ns t h(q) data output hold time c l = 10 pf 0.5 - ns spi slave t cy(clk) 40 ns t ds data set-up time 0 - ns t dh data hold time 16 - ns t v(q) data output valid time c l = 10 pf - 10 ns t h(q) data output hold time c l = 10 pf 10 - ns lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 52 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller pin names sck, miso, and mosi refer to pins for both spi peripherals, spi0 and spi1. fig 32. spi master timing 6 & . & 3 2 / 0 2 6 , 0 , 6 2 7 f \ f o n w ' 6 w ' + w y 4 ' $ 7 $ 9 $ / , ' ' $ 7 $ 9 $ / , ' w k 4 6 & . & 3 2 / ' $ 7 $ 9 $ / , ' ' $ 7 $ 9 $ / , ' 0 2 6 , 0 , 6 2 w ' 6 w ' + ' $ 7 $ 9 $ / , ' ' $ 7 $ 9 $ / , ' w k 4 ' $ 7 $ 9 $ / , ' ' $ 7 $ 9 $ / , ' w y 4 & 3 + $ & 3 + $ d d d lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 53 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller pin names sck, miso, and mosi refer to pins for both spi peripherals, spi0 and spi1. fig 33. spi slave timing 6 & . & 3 2 / 0 2 6 , 0 , 6 2 7 f \ f o n w ' 6 w ' + w y 4 ' $ 7 $ 9 $ / , ' ' $ 7 $ 9 $ / , ' w k 4 6 & . & 3 2 / ' $ 7 $ 9 $ / , ' ' $ 7 $ 9 $ / , ' 0 2 6 , 0 , 6 2 w ' 6 w ' + w y 4 ' $ 7 $ 9 $ / , ' ' $ 7 $ 9 $ / , ' w k 4 ' $ 7 $ 9 $ / , ' ' $ 7 $ 9 $ / , ' & 3 + $ & 3 + $ d d d lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 54 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 12.8 usart interface the maximum usart bit rate is 1.875 mbit/s in asynchronous mode and 10 mbit/s in synchronous mode slave and master mode. remark: usart functions can be assigned to all di gital pins. the characteristics are valid for all digital pins except the ope n-drain pins pio0_10 and pio0_11. [1] typical ratings are not guaranteed. the valu es listed are for room temperature (25 ? c), v dd = 3.3 v, typical samples. [2] t cy(clk) = u_pclk/brgval. see the lpc800 user manual um10601 . [3] capacitance on pin un_sclk c sclk < 5 pf. table 19. usart dynamic characteristics t amb = ? 40 ? c to 105 ? c; 1.8 v ? v dd ? 3.6 v. simulated parameters sampled at the 50 % level of the falling or rising edge; values guaranteed by design. symbol parameter conditions min max unit t cy(clk) clock cycle time [2] 100 - ns usart master (in synchronous mode) [3] t su(d) data input set-up time 44 - ns t h(d) data input hold time 0 - ns t v(q) data output valid time - -8 ns t h(q) data output hold time -8 - ns usart slave (in synchronous mode) t su(d) data input set-up time 5- ns t h(d) data input hold time 0 - ns t v(q) data output valid time c l = 10 pf - 40 ns t h(q) data output hold time c l = 10 pf 40 - ns fig 34. usart timing 8 q b 6 & / . & / . 3 2 / 7 ; ' 5 ; ' 7 f \ f o n w v x ' w k ' w y 4 6 7 $ 5 7 % , 7 w k 4 8 q b 6 & / . & / . 3 2 / 6 7 $ 5 7 % , 7 % , 7 % , 7 d d d lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 55 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 13. analog characteristics 13.1 bod [1] interrupt levels are selected by writing the level value to the bod control register bodctrl. [2] typical ratings are not guaranteed. the valu es listed are for room temperature (25 ? c), v dd = 3.3 v, typical samples. 13.2 internal voltage reference [1] characterized through simulation. [2] characterized on a typical silicon sample. table 20. bod static characteristics [1] t amb = ? 40 ? c to +105 ? c. symbol parameter conditions typ [2] unit v th threshold voltage interrupt level 1 assertion 2.3 v de-assertion 2.4 v interrupt level 2 assertion 2.6 v de-assertion 2.7 v interrupt level 3 assertion 2.8 v de-assertion 2.9 v reset level 1 assertion 2.1 v de-assertion 2.2 v reset level 2 assertion 2.4 v de-assertion 2.5 v reset level 3 assertion 2.6 v de-assertion 2.8 v table 21. internal voltage reference static and dynamic characteristics symbol parameter conditions min typ max unit v o output voltage t amb = ? 40 ? c to +105 ? c [1] 0.855 0.900 0.945 v t amb = 70 ? c to 105 ? c [2] - 0.906 - v t amb = 50 ? c [2] - 0.905 - v t amb = 25 ? c [4] 0.893 0.903 0.913 v t amb = 0 ? c [2] - 0.902 - v t amb = ? 20 ? c [2] - 0.899 - v t amb = ? 40 ? c [2] - 0.896 - v t s(pu) power-up settling time to 99% of v o [3] - 155 195 ? s lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 56 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller [3] typical values are deriv ed from nominal simulation (v dd = 3.3 v; t amb = 27 ? c; nominal process models). maximum values are derived from worst case simulation (v dd = 2.6 v; t amb = 105 ? c; slow process models). [4] maximum and minimum values are measured on samp les from the corners of the process matrix lot. 13.3 comparator v dd = 3.3 v fig 35. typical internal voltage reference output voltage d d d w h p s h u d w x u h ? & 9 2 9 2 9 2 p 9 p 9 p 9 table 22. comparator characteristics v dd = 3.0 v and t amb = 27 ? c unless noted otherwise. symbol parameter conditions min typ max unit static characteristics v ref(cmp) comparator reference voltage pin pio0_6/vddcmp configured for function vddcmp 1.5 - 3.6 v i dd supply current - 55 - ? a v ic common-mode input voltage 0- v dd v dv o output voltage variation 0 - v dd v v offset offset voltage v ic = 0.1 v - 1.9 - mv v ic = 1.5 v - 2.1 - mv v ic = 2.8 v - 2.0 mv dynamic characteristics t startup start-up time nominal process - 4 - ? s lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 57 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller [1] c l = 10 pf; results from measurements on silicon samples ov er process corners and over the full temperature range t amb = ? 40 ? c to +105 ? c. typical data are for t amb = 27 ? c. [2] input hysteresis is relative to the reference input channel and is software programmable to three levels. [1] maximum values are derived fr om worst case simulation (v dd = 2.6 v; t amb = 105 ? c; slow process models). [2] settling time applies to switching between comparator channels. t pd propagation delay high to low; v dd = 3.0 v; v ic = 0.1 v; 50 mv overdrive input [1] - 109 121 ns v ic = 0.1 v; rail-to-rail input [1] - 155 164 ns v ic = 1.5 v; 50 mv overdrive input [1] -95 105 ns v ic = 1.5 v; rail-to-rail input [1] - 101 108 ns v ic = 2.9 v; 50 mv overdrive input [1] - 122 129 ns v ic = 2.9 v; rail-to-rail input [1] -74 82 ns t pd propagation delay low to high; v dd = 3.0 v; v ic = 0.1 v; 50 mv overdrive input [1] - 246 260 ns v ic = 0.1 v; rail-to-rail input [1] -57 59 ns v ic = 1.5 v; 50 mv overdrive input [1] - 218 ns v ic = 1.5 v; rail-to-rail input [1] - 146 155 ns v ic = 2.9 v; 50 mv overdrive input [1] - 184 206 ns v ic = 2.9 v; rail-to-rail input [1] - 250 286 ns v hys hysteresis voltage positive hysteresis; v dd = 3.0 v; v ic = 1.5 v [2] - 6, 11, 21 - mv v hys hysteresis voltage negative hysteresis; v dd = 3.0 v; v ic = 1.5 v [2] [2] - 4, 9, 19 - mv r lad ladder resistance - - 1.034 - m ? table 22. comparator characteristics ?continued v dd = 3.0 v and t amb = 27 ? c unless noted otherwise. symbol parameter conditions min typ max unit table 23. comparator voltage ladder dynamic characteristics symbol parameter conditions min typ max unit t s(pu) power-up settling time to 99% of voltage ladder output value [1] -- 30 ? s t s(sw) switching settling time to 99% of voltage ladder output value [1] [2] -- 15 ? s lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 58 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller [1] measured over a polyresistor matrix lot with a 2 khz input signal and overdrive < 100 ? v. [2] all peripherals except comparator and irc turned off. table 24. comparator voltage ladder reference static characteristics v dd = 3.3 v; t amb = ? 40 ? c to + 105 ? c. symbol parameter conditions min typ max[1] unit e v(o) output voltage error internal v dd supply decimal code = 00 [2] -00 % decimal code = 08 - 0 ? 0.4 % decimal code = 16 - ? 0.2 ? 0.2 % decimal code = 24 - ? 0.2 ? 0.2 % decimal code = 30 - ? 0.1 ? 0.1 % decimal code = 31 - ? 0.1 ? 0.1 % e v(o) output voltage error external vddcmp supply decimal code = 00 - 0 0 % decimal code = 08 - ? 0.1 ? 0.5 % decimal code = 16 - ? 0.2 ? 0.4 % decimal code = 24 - ? 0.2 ? 0.3 % decimal code = 30 - ? 0.2 ? 0.2 % decimal code = 31 - ? 0.1 ? 0.1 % lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 59 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 14. application information 14.1 typical wake-up times [1] the wake-up time measured is the time between when a gpio input pin is trigger ed to wake the device up from the low power modes and from when a gpio output pin is set in the interrupt service routine (isr) wake-up handler. [2] irc enabled, all peripherals off. [3] watchdog oscillator disabled, brown-out detect (bod) disabled. [4] self wakeup-timer disabled. wake-up from deep power-down causes the lpc800 to go through entire reset process. the wake-up time measur ed is the time between when a wake-up pin is triggered to wake the device up from the low power modes and from when a gpio output pin is set in the reset handler. 14.2 xtal input the input voltage to the on-chip oscillators is limited to 1.8 v. if the oscillator is driven by a clock in slave mode, it is recommended that th e input be coupled through a capacitor with c i = 100 pf. to limit the input voltage to the specified range, choose an additional capacitor to ground c g which attenuates the input voltage by a factor c i /(c i + c g ). in slave mode, a minimum of 200 mv(rms) is needed. in slave mode the input clock signal should be coupled by means of a capacitor of 100 pf ( figure 36 ), with an amplitude between 200 mv (rms) and 1000 mv (rms). this corresponds to a square wave signal with a signal swing of between 280 mv and 1.4 v. the xtalout pin in this configur ation can be left unconnected. external components and models used in oscillation mode are shown in figure 37 and in ta b l e 2 6 and ta b l e 2 7 . since the feedback resistance is integrated on chip, only a crystal and the capacitances c x1 and c x2 need to be connected externally in case of fundamental mode oscillation (the fundamental frequenc y is represen ted by l, c l and table 25. typical wake-up times (3.3 v, temp = 25 c) power modes v dd current wake-up time sleep mode (12 mhz) [1][2] 0.7 ma 2.6 ? s deep-sleep mode [1][3] 150 ? a4 ? s power-down mode [1][3] 0.9 ? a 50 ? s deep power-down mode [4] 170 na 215 ? s fig 36. slave mode operation of the on-chip oscillator / 3 & ; 7 $ / , 1 & l s ) & j d d d lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 60 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller r s ). capacitance c p in figure 37 represents the parallel package capacitance and should not be larger than 7 pf. parameters f osc , c l , r s and c p are supplied by the crystal manufacturer (see ta b l e 2 6 ). fig 37. oscillator modes and models: oscillation mode of operation and external crystal model used for c x1 /c x2 evaluation table 26. recommended values for c x1 /c x2 in oscillation mode (crystal and external components parameters) low frequency mode fundamental oscillation frequency f osc crystal load capacitance c l maximum crystal series resistance r s external load capacitors c x1 , c x2 1 mhz to 5 mhz 10 pf < 300 ? 18 pf, 18 pf 20 pf < 300 ? 39 pf, 39 pf 30 pf < 300 ? 57 pf, 57 pf 5 mhz to 10 mhz 10 pf < 300 ? 18 pf, 18 pf 20 pf < 200 ? 39 pf, 39 pf 30 pf < 100 ? 57 pf, 57 pf 10 mhz to 15 mhz 10 pf < 160 ? 18 pf, 18 pf 20 pf < 60 ? 39 pf, 39 pf 15 mhz to 20 mhz 10 pf < 80 ? 18 pf, 18 pf table 27. recommended values for c x1 /c x2 in oscillation mode (crystal and external components parameters) high frequency mode fundamental oscillation frequency f osc crystal load capacitance c l maximum crystal series resistance r s external load capacitors c x1 , c x2 15 mhz to 20 mhz 10 pf < 180 ? 18 pf, 18 pf 20 pf < 100 ? 39 pf, 39 pf 20 mhz to 25 mhz 10 pf < 160 ? 18 pf, 18 pf 20 pf < 80 ? 39 pf, 39 pf d d d / 3 & ; 7 $ / , 1 ; 7 $ / 2 8 7 & ; & ; ; 7 $ / & / & 3 5 6 / lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 61 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 14.3 xtal printed circuit boar d (pcb) layout guidelines the crystal should be connected on the pcb as close as poss ible to the oscillator input and output pins of the chip. take care that the load capacitors c x1 ,c x2 , and c x3 in case of third overtone crystal usage have a common ground plane. the external components must also be connected to the ground plain. loops must be made as small as possible in order to keep the noise coupled in via the pcb as small as possible. also parasitics should stay as small as possible. values of c x1 and c x2 should be chosen smaller accordingly to the increase in parasitics of the pcb layout. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 62 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 14.4 electromagnetic co mpatibility (emc) radiated emission measurements according to the iec61967-2 standard using the tem-cell method are shown for part lpc812m101fdh20. [1] iec levels refer to appendix d in the iec61967-2 specification. table 28. electromagnetic compatibility (emc ) for part lpc812m101 (tem-cell method) v dd = 3.3 v; t amb = 25 ? c. parameter frequency band system clock = unit 12 mhz 24 mhz 30 mhz input clock: irc (12 mhz) maximum peak level 1 mhz to 30 mhz ? 6 ? 5 ? 5db ? v 30 mhz to 150 mhz -2 -1 -2 db ? v 150 mhz to 1 ghz ? 1-1 -1 db ? v iec level [1] - ooo- input clock: crystal oscillator (12 mhz) maximum peak level 1 mhz to 30 mhz ? 5 ? 6 ? 6db ? v 30 mhz to 150 mhz ? 2-1 -2 db ? v 150 mhz to 1 ghz ? 1-2 -1 db ? v iec level [1] - oon- lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 63 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 15. package outline fig 38. package outline sot097-2 (dip8) references outline version european projection issue date iec jedec jeita sot97-2 mo-001 sot097-2_po 10-10-15 10-10-18 unit (1) mm max nom min 4.2 0.51 0.53 0.38 1.07 0.89 0.38 0.20 6.48 6.20 9.8 9.2 2.54 7.62 a dimensions (inch dimensions are derived from the original dimensions) note 1. plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included dip8: plastic dual in-line package; 8 leads (300 mil) sot97-2 a 1 b 1.73 1.14 b 1 b 2 cd (1) e (1) ee 1 lm e m h w 0.254 z (1) 1.15 inches max nom min 0.17 0.02 3.43 a 2 0.14 0.021 0.015 0.042 0.035 0.015 0.008 9.40 7.88 0.37 0.31 7.88 7.62 0.31 0.30 0.26 0.24 0.39 0.36 3.60 3.05 0.14 0.12 0.1 0.3 0.068 0.045 0.01 0.045 0 2.5 5 mm scale e w z b 1 d seating plane a 2 a 1 a l pin 1 index bb 2 e 4 1 5 8 (e 1 ) m h m e c - - - - - - lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 64 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller fig 39. package outline sot403-1 (tssop16) unit a 1 a 2 a 3 b p cd (1) e (2) (1) eh e ll p qz y w v references outline version european projection issue date iec jedec jeita mm 0.15 0.05 0.95 0.80 0.30 0.19 0.2 0.1 5.1 4.9 4.5 4.3 0.65 6.6 6.2 0.4 0.3 0.40 0.06 8 0 o o 0.13 0.1 0.2 1 dimensions (mm are the original dimensions) notes 1. plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. plastic interlead protrusions of 0.25 mm maximum per side are not included. 0.75 0.50 sot403-1 mo-153 99-12-27 03-02-18 w m b p d z e 0.25 18 16 9 a a 1 a 2 l p q detail x l (a ) 3 h e e c v m a x a y 0 2.5 5 mm scale tssop16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm sot403-1 a max. 1.1 pin 1 index lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 65 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller fig 40. package outline sot163-1 (so20) unit a max. a 1 a 2 a 3 b p cd (1) e (1) (1) eh e ll p q z y w v references outline version european projection issue date iec jedec jeita mm inches 2.65 0.3 0.1 2.45 2.25 0.49 0.36 0.32 0.23 13.0 12.6 7.6 7.4 1.27 10.65 10.00 1.1 1.0 0.9 0.4 8 0 o o 0.25 0.1 dimensions (inch dimensions are derived from the original mm dimensions) note 1. plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 1.1 0.4 sot163-1 10 20 w m b p detail x z e 11 1 d y 0.25 075e04 ms-013 pin 1 index 0.1 0.012 0.004 0.096 0.089 0.019 0.014 0.013 0.009 0.51 0.49 0.30 0.29 0.05 1.4 0.055 0.419 0.394 0.043 0.039 0.035 0.016 0.01 0.25 0.01 0.004 0.043 0.016 0.01 0 5 10 mm scale x a a 1 a 2 h e l p q e c l v m a (a ) 3 a so20: plastic small outline package; 20 leads; body width 7.5 mm sot163-1 99-12-27 03-02-19 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 66 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller fig 41. package outline sot360-1 (tssop20) unit a 1 a 2 a 3 b p cd (1) e (2) (1) eh e ll p qz y w v references outline version european projection issue date iec jedec jeita mm 0.15 0.05 0.95 0.80 0.30 0.19 0.2 0.1 6.6 6.4 4.5 4.3 0.65 6.6 6.2 0.4 0.3 0.5 0.2 8 0 o o 0.13 0.1 0.2 1 dimensions (mm are the original dimensions) notes 1. plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. plastic interlead protrusions of 0.25 mm maximum per side are not included. 0.75 0.50 sot360-1 mo-153 99-12-27 03-02-19 w m b p d z e 0.25 110 20 11 pin 1 index a a 1 a 2 l p q detail x l (a ) 3 h e e c v m a x a y 0 2.5 5 mm scale tssop20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm sot360-1 a max. 1.1 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 67 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller fig 42. package outline sot1341-1 (xson16) references outline version european projection issue date iec jedec jeita sot1341-1 mo-252 sot1341-1_po 12-09-05 13-02-13 unit (1) mm max nom min 0.5 0.05 0.00 a dimensions (mm are the original dimensions) xson16: plastic extremely thin small outline package; no leads; 16 terminals; body 2.5 x 3.2 x 0.5 mm sot1341-1 a 1 0.25 0.20 0.15 2.6 2.5 2.4 0.9 0.8 0.7 3.3 3.2 3.1 0.4 2.8 0.2 bc 0.152 0.050 de ee 1 kl 1.0 0.9 0.8 l 1 v 0.05 0.1 wy 0.05 y 1 0.05 0 3 mm 2 1 scale note 1. plastic or metal protrusions of 0.075 mm maximum per side are not included. e 1 e terminal 1 index area terminal 1 index area b a d e detail x c a a 1 l 1 k l - - - - - - x c y c y 1 b a c b v c w 1 8 16 9 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 68 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 16. soldering fig 43. reflow soldering of the tssop16 package dimensions in mm ay by d1 d2 gy hy p1 c gx sot403-1_fr hx sot403-1 solder land occupied area footprint information for reflow soldering of tssop16 package ay by gy c hy hx gx p1 generic footprint pattern refer to the package outline drawing for actual layout p2 (0.125) (0.125) d1 d2 (4x) p2 7.200 4.500 1.350 0.400 0.600 5.600 5.300 7.450 5.800 0.650 0.750 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 69 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller fig 44. reflow soldering of the so20 package sot163-1_fr occupied area solder lands dimensions in mm placement accuracy 0.25 1.50 0.60 (20 ) 1.27 (18 ) 8.00 11.00 13.40 11.40 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 70 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller fig 45. reflow soldering of the tssop20 package dimensions in mm ay by d1 d2 gy hy p1 c gx sot360-1_fr hx sot360-1 solder land occupied area footprint information for reflow soldering of tssop20 package ay by gy c hy hx gx p1 generic footprint pattern refer to the package outline drawing for actual layout p2 (0.125) (0.125) d1 d2 (4x) p2 7.200 4.500 1.350 0.400 0.600 6.900 5.300 7.450 7.300 0.650 0.750 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 71 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller fig 46. reflow soldering of the xson16 package 6 2 7 ) r r w s u l q w l q i r u p d w l r q i r u u h i o r z v r o g h u l q j r i ; 6 2 1 s d f n d j h v r w b i u r f f x s l h g d u h d v r o g h u s d v w h v r o g h u u h v l v w v r o g h u o d q g v , v v x h g d w h ' l p h q v l r q v l q p p lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 72 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 17. abbreviations 18. references [1] i2c-bus specification um10204 . table 29. abbreviations acronym description ahb advanced high-performance bus apb advanced peripheral bus bod brownout detection gpio general-purpose input/output pll phase-locked loop rc resistor-capacitor spi serial peripheral interface smbus system management bus tem transverse electromagnetic uart universal asynchronous receiver/transmitter lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 73 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 19. revision history table 30. revision history document id release date data sheet status change notice supersedes lpc81xm v.4.6 20180404 product data sheet 201804004i lpc81xm v.4.5 modifications: ? updated table note 2 of section 12.1 ? power-up ramp conditions ?. lpc81xm v.4.5 20160603 product data sheet - lpc81xm v.4.4 modifications: ? added section 12.1 ?power-up ramp conditions?. ? updated figure 4 ?pin configuration so20 package (lpc812m101jd20)?: corrected function of pin 12 to acmp_i2. ? updated the remark in section 8.12 ?usart0/1/2? to: usart2 is available on parts lpc812m101jtb16, lpc812m101jd h16, and lpc812m101jdh20 only. lpc81xm v.4.4 20150619 product data sheet - lpc81xm v.4.3 modifications: ? section 14.4 ?electromagnetic compatibility (emc)? added. lpc81xm v.4.3 20140422 product data sheet - lpc81xm v.4.2 modifications: ? section 8.20.2 ?clock in put? updated for clarity. ? clkin signal removed from table 13 ?dynamic characteristic: external clock (xtalin inputs)?. ? name ?sct? changed to ?sctimer/pwm? for clarity. ? remove slew rate control from gpio features for clarity. ? mrt bus stall mode added. ? wwdt clock source corrected in section 8.17.1. ? pin description table updat ed for clarification (i2c-bus pins, wakeup, reset ). ? added reflow solder diagram and thermal resistance numbers for xson16 (sot1341-1). ? table 22: added v ref(cmp) spec for pio0_6/vddcmp.. lpc81xm v.4.2 20131210 product data sheet - lpc81xm v.4.1 modifications: corrected vertical axis marker in figure 21 ?coremark score?. lpc81xm v.4.1 20131112 product data sheet - lpc81xm v.4 modifications: ? corrected xson16 pin information in figure 6 and table 4. lpc81xm v.4 20131025 product data sheet - lpc81xm v.3.1 modifications: ? added section 14.1 ?typical wake-up times?. ? added lpc812m101jtb16 and xson16 package. lpc81xm v.3.1 20130916 product data sheet - lpc81xm v.3 modifications: ? correct the pin interrupt features: pin in terrupts can wake up the part from sleep mode, deep-sleep mode, and power-down mode. see section 8.11.1. ? table 9 ?static characteristics?: updated power numbers for deep-sleep, power-down, and deep power-down. ? added 30 mhz data to figure 13 ?active mode: typical supply current idd versus supply voltage vdd?, figure 14 ?active m ode: typical supply current idd versus temperature?, and figure 15 ?sleep mode: typical supply current idd versus temperature for different system clock frequencies?. lpc81xm v.3 20130729 product data sheet - lpc81xm v.2.1 lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 74 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller ? operating temperature range changed to ? 40 c to 105 c. ? type numbers updated to reflect the new operating temperature range. see table 1 ?ordering information? and table 2 ?ordering options?. ? isp entry pin moved from pio0_1 to p io0_12 for tssop, and ssop packages. see table 4 and table 6. ? propagation delay values updated in table 21 ?comparator characteristics?. ? spi characteristics updated. see section 12.6. ? irc characteristics updated. see section 12.3. ? coremark data updated. see figure 19 and figure 20. ? irc frequency changed to 12 mhz +/- 1.5 %. see table 13. ? data sheet status updated to product data sheet. lpc81xm v.2.1 20130325 preliminary data sheet - lpc81xm v.2 ? editorial updates (temperature sensor removed). ? coremark data added. see figure 19 ?active mode: coremark power consumption idd? and figure 20 ?coremark score?. ? i dd in deep power-down mode added for condition low-power oscillator on/wkt wake-up enabled. see table 10. ? table note 3 updated for table 4 ?pin description table (fixed pins)?. ? conditions for t er and t prog updated in table 12 ?flash characteristics?. ? section 13.3 ?internal voltage reference? added. ? typical timing data added for spi. see section 12.6. ? typical timing data added for usart in synchronous mode. see section 12.7. ? bod characterization added. see section 13.1. ? irc characterization added. see section 12.3. ? internal voltage reference characteristics added. see section 13.3. ? data sheet status changed to preliminary data sheet. lpc81xm v.2 20130128 objective data sheet - lpc81xm v.1 modifications: ? mtb memory space changed to 1 kb in figure 6. ? electrical pin characteristics added in table 10. ? figure 11 ?connecting the swd pins to a standard swd connector? added. ? peripheral power consumption added in table 11. ? table 7 updated. ? mrt implementation changed to 31-bit timer. ? power consumption data in active and sleep mode with irc added. see figure 13 to figure 15. ? power consumption (parameter i dd ) in active and sleep mode for low-power mode at 12 mhz corrected in table 10. ? power consumption (parameter i dd ) in active and sleep mode at 24 mhz added in table 10. ? maximum usart speed in synchronous mode changed to 10 mbit/s. ? section 5 ?marking? added. lpc81xm v.1 20121112 objective data sheet - - table 30. revision history ?continued document id release date data sheet status change notice supersedes lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 75 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 20. legal information 20.1 data sheet status [1] please consult the most recently issued document before initiating or completing a design. [2] the term ?short data sheet? is explained in section ?definitions?. [3] the product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple device s. the latest product status information is available on the internet at url http://www.nxp.com . 20.2 definitions draft ? the document is a draft versi on only. the content is still under internal review and subject to formal approval, which may result in modifications or additions. nxp semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall hav e no liability for the consequences of use of such information. short data sheet ? a short data sheet is an extract from a full data sheet with the same product type number(s) and title. a short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. for detailed and full information see the relevant full data sheet, which is available on request vi a the local nxp semiconductors sales office. in case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. product specification ? the information and data provided in a product data sheet shall define the specification of the product as agreed between nxp semiconductors and its customer , unless nxp semiconductors and customer have explicitly agreed otherwis e in writing. in no event however, shall an agreement be valid in which the nxp semiconductors product is deemed to offer functions and qualities beyond those described in the product data sheet. 20.3 disclaimers limited warranty and liability ? information in this document is believed to be accurate and reliable. however, nxp semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. nxp semiconductors takes no responsibility for the content in this document if provided by an information source outside of nxp semiconductors. in no event shall nxp semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interrupt ion, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. notwithstanding any damages that customer might incur for any reason whatsoever, nxp semiconductors? aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the terms and conditions of commercial sale of nxp semiconductors. right to make changes ? nxp semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. this document supersedes and replaces all information supplied prior to the publication hereof. suitability for use ? nxp semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an nxp semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. nxp semiconductors and its suppliers accept no liability for inclusion and/or use of nxp semiconducto rs products in such equipment or applications and therefore such inclusion and/or use is at the customer?s own risk. applications ? applications that are described herein for any of these products are for illustrative purpos es only. nxp semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. customers are responsible for the design and operation of their applications and products using nxp semiconductors products, and nxp semiconductors accepts no liability for any assistance with applications or customer product design. it is customer?s sole responsibility to determine whether the nxp semiconductors product is suitable and fit for the customer?s applications and products planned, as well as fo r the planned application and use of customer?s third party customer(s). customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. nxp semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer?s applications or products, or the application or use by customer?s third party customer(s). customer is responsible for doing all necessary testing for the customer?s applic ations and products using nxp semiconductors products in order to av oid a default of the applications and the products or of the application or use by customer?s third party customer(s). nxp does not accept any liability in this respect. limiting values ? stress above one or more limiting values (as defined in the absolute maximum ratings system of iec 60134) will cause permanent damage to the device. limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the recommended operating conditions section (if present) or the characteristics sections of this document is not warranted. constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. terms and conditions of commercial sale ? nxp semiconductors products are sold subject to the gener al terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms , unless otherwise agreed in a valid written individual agreement. in case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. nxp semiconductors hereby expressly objects to applying the customer?s general terms and conditions with regard to the purchase of nxp semiconducto rs products by customer. no offer to sell or license ? nothing in this document may be interpreted or construed as an offer to sell products t hat is open for acceptance or the grant, conveyance or implication of any lic ense under any copyrights, patents or other industrial or intellectual property rights. document status [1][2] product status [3] definition objective [short] data sheet development this document contains data from the objecti ve specification for product development. preliminary [short] data sheet qualification this document contains data from the preliminary specification. product [short] data sheet production this docu ment contains the product specification. lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 76 of 78 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller export control ? this document as well as the item(s) described herein may be subject to export control regu lations. export might require a prior authorization from competent authorities. non-automotive qualified products ? unless this data sheet expressly states that this specific nxp semicon ductors product is automotive qualified, the product is not suitable for automotive use. it is neither qualified nor tested in accordance with automotive testing or application requirements. nxp semiconductors accepts no liabili ty for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. in the event that customer uses t he product for design-in and use in automotive applications to automotive s pecifications and standards, customer (a) shall use the product without nxp semiconductors? warranty of the product for such automotive applicat ions, use and specifications, and (b) whenever customer uses the product for automotive applications beyond nxp semiconductors? specifications such use shall be solely at customer?s own risk, and (c) customer fully indemnifies nxp semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive app lications beyond nxp semiconductors? standard warranty and nxp semiconduct ors? product specifications. 20.4 trademarks notice: all referenced brands, produc t names, service names and trademarks are the property of their respective owners. i 2 c-bus ? logo is a trademark of nxp b.v. 21. contact information for more information, please visit: http://www.nxp.com for sales office addresses, please send an email to: salesaddresses@nxp.com lpc81xm all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2018. all rights res erved. product data sheet rev. 4.6 ? 4 april 2018 77 of 78 continued >> nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller 22. contents 1 general description . . . . . . . . . . . . . . . . . . . . . . 1 2 features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 4 ordering information . . . . . . . . . . . . . . . . . . . . . 3 4.1 ordering options . . . . . . . . . . . . . . . . . . . . . . . . 3 5 marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 6 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 5 7 pinning information . . . . . . . . . . . . . . . . . . . . . . 6 7.1 pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 7.2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . 8 8 functional description . . . . . . . . . . . . . . . . . . 13 8.1 arm cortex-m0+ core . . . . . . . . . . . . . . . . . . 13 8.2 on-chip flash program memo ry . . . . . . . . . . . 13 8.3 on-chip sram . . . . . . . . . . . . . . . . . . . . . . . . 13 8.4 on-chip rom . . . . . . . . . . . . . . . . . . . . . . . . . 13 8.5 nested vectored interrupt controller (nvic) . 13 8.5.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 8.5.2 interrupt sources. . . . . . . . . . . . . . . . . . . . . . . 13 8.6 system tick timer . . . . . . . . . . . . . . . . . . . . . . 14 8.7 memory map. . . . . . . . . . . . . . . . . . . . . . . . . . 14 8.8 i/o configuration . . . . . . . . . . . . . . . . . . . . . . . 15 8.8.1 standard i/o pad configuration . . . . . . . . . . . . 16 8.9 switch matrix (swm) . . . . . . . . . . . . . . . . . . . 17 8.10 fast general-purpose parallel i/o (gpio) . . . 17 8.10.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 8.11 pin interrupt/pattern match engine . . . . . . . . . 18 8.11.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 8.12 usart0/1/2 . . . . . . . . . . . . . . . . . . . . . . . . . . 19 8.12.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 8.13 spi0/1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 8.13.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 8.14 i2c-bus interface . . . . . . . . . . . . . . . . . . . . . . 20 8.14.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 8.15 state-configurable timer/pwm (sctimer/pwm) . . . . . . . . . . . . . . . . . . . . . . . 20 8.15.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 8.16 multi-rate timer (mrt) . . . . . . . . . . . . . . . . . 21 8.16.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 8.17 windowed watchdog timer (wwdt) . . . . . . 21 8.17.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 8.18 self wake-up timer (wkt). . . . . . . . . . . . . . . 22 8.18.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 8.19 analog comparator (acmp) . . . . . . . . . . . . . . 22 8.19.1 features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 8.20 clocking and power control . . . . . . . . . . . . . . 24 8.20.1 crystal and internal oscillators . . . . . . . . . . . . 24 8.20.1.1 internal rc oscillator (irc) . . . . . . . . . . . . . . 25 8.20.1.2 crystal oscillator (sysosc) . . . . . . . . . . . . . . 25 8.20.1.3 internal low-power oscillator and watchdog oscillator (wdosc) . . . . . . . . . . . . . . . . . . . . 25 8.20.2 clock input . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8.20.3 system pll . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8.20.4 clock output . . . . . . . . . . . . . . . . . . . . . . . . . . 26 8.20.5 wake-up process . . . . . . . . . . . . . . . . . . . . . . 26 8.20.6 power control . . . . . . . . . . . . . . . . . . . . . . . . . 26 8.20.6.1 power profiles . . . . . . . . . . . . . . . . . . . . . . . . 26 8.20.6.2 sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . 26 8.20.6.3 deep-sleep mode. . . . . . . . . . . . . . . . . . . . . . 27 8.20.6.4 power-down mode . . . . . . . . . . . . . . . . . . . . . 27 8.20.6.5 deep power-down mode . . . . . . . . . . . . . . . . 27 8.21 system control . . . . . . . . . . . . . . . . . . . . . . . . 28 8.21.1 reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 8.21.2 brownout detection . . . . . . . . . . . . . . . . . . . . 28 8.21.3 code security (code read protection - crp) 29 8.21.4 apb interface . . . . . . . . . . . . . . . . . . . . . . . . . 29 8.21.5 ahblite . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 8.22 emulation and debugging . . . . . . . . . . . . . . . 30 9 limiting values . . . . . . . . . . . . . . . . . . . . . . . . 31 10 thermal characteristics . . . . . . . . . . . . . . . . . 32 11 static characteristics . . . . . . . . . . . . . . . . . . . 33 11.1 power consumption . . . . . . . . . . . . . . . . . . . . 37 11.2 coremark data . . . . . . . . . . . . . . . . . . . . . . . . 41 11.3 peripheral power consumption . . . . . . . . . . . 42 11.4 electrical pin characteristics. . . . . . . . . . . . . . 43 12 dynamic characteristics. . . . . . . . . . . . . . . . . 46 12.1 power-up ramp conditions . . . . . . . . . . . . . . . 46 12.2 flash memory . . . . . . . . . . . . . . . . . . . . . . . . 46 12.3 external clock for the oscillator in slave mode 47 12.4 internal oscillators . . . . . . . . . . . . . . . . . . . . . 48 12.5 i/o pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 12.6 i 2 c-bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 12.7 spi interfaces. . . . . . . . . . . . . . . . . . . . . . . . . 51 12.8 usart interface . . . . . . . . . . . . . . . . . . . . . . 54 13 analog characteristics . . . . . . . . . . . . . . . . . . 55 13.1 bod . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 13.2 internal voltage reference . . . . . . . . . . . . . . . 55 13.3 comparator . . . . . . . . . . . . . . . . . . . . . . . . . . 56 14 application information . . . . . . . . . . . . . . . . . 59 14.1 typical wake-up times . . . . . . . . . . . . . . . . . . 59 14.2 xtal input . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 14.3 xtal printed circuit board (pcb) layout guidelines. . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 14.4 electromagnetic compatibility (emc) . . . . . . 62 nxp semiconductors lpc81xm 32-bit arm cortex-m0+ microcontroller ? nxp semiconductors n.v. 2018. all rights reserved. for more information, please visit: http://www.nxp.com for sales office addresses, please se nd an email to: salesaddresses@nxp.com date of release: 4 april 2018 document identifier: lpc81xm please be aware that important notices concerning this document and the product(s) described herein, have been included in section ?legal information?. 15 package outline . . . . . . . . . . . . . . . . . . . . . . . . 63 16 soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 17 abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 72 18 references . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 19 revision history . . . . . . . . . . . . . . . . . . . . . . . . 73 20 legal information. . . . . . . . . . . . . . . . . . . . . . . 75 20.1 data sheet status . . . . . . . . . . . . . . . . . . . . . . 75 20.2 definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 20.3 disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 20.4 trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 76 21 contact information. . . . . . . . . . . . . . . . . . . . . 76 22 contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 |
Price & Availability of LPC810M021FN8
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |